



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	F ² MC-16LX
Core Size	16-Bit
Speed	24MHz
Connectivity	CANbus, EBI/EMI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, WDT
Number of I/O	51
Program Memory Size	128KB (128K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	A/D 15x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90352espmc-gs-165e1

3. Packages and Product Correspondence

Package	MB90V340E-101 MB90V340E-102 MB90V340E-103 MB90V340E-104	MB90351E (S) , MB90351TE (S) MB90F351E (S) , MB90F351TE (S) MB90352E (S) , MB90352TE (S) MB90F352E (S) , MB90F352TE (S) MB90356E (S) , MB90356TE (S) MB90F356E (S) , MB90F356TE (S) MB90357E (S) , MB90357TE (S) MB90F357E (S) , MB90F357TE (S)
PGA-299C-A01	○	×
FPT-64P-M23 (12.0 mm □ , 0.65 mm pitch)	×	○
FPT-64P-M24 (10.0 mm □ , 0.50 mm pitch)	×	○

○ : Yes, × : No

Note : Refer to “[Package Dimensions](#)” for detail of each package.




5. Pin Description

Pin No.	Pin name	I/O Circuit type*	Function
46	X1	A	Oscillation output pin
47	X0		Oscillation input pin
45	RST	E	Reset input pin
3 to 8	P62 to P67	I	General purpose I/O ports
	AN2 to AN7		Analog input pins for A/D converter
	PPG4 (5) , 6 (7) , 8 (9) , A (B) , C (D) , E (F)		Output pins for PPGs
9	P50	O	General purpose I/O port
	AN8		Analog input pin for A/D converter
	SIN2		Serial data input pin for UART2
10	P51	I	General purpose I/O port
	AN9		Analog input pin for A/D converter
	SOT2		Serial data output pin for UART2
11	P52	I	General purpose I/O port
	AN10		Analog input pin for A/D converter
	SCK2		Serial clock I/O pin for UART2
12	P53	I	General purpose I/O port
	AN11		Analog input pin for A/D converter
	TIN3		Event input pin for reload timer3
13	P54	I	General purpose I/O port
	AN12		Analog input pin for A/D converter
	TOT3		Output pin for reload timer3
14, 15	P55, P56	I	General purpose I/O ports
	AN13, AN14		Analog input pins for A/D converter
16	P42	F	General purpose I/O port
	IN6		Data sample input pin for input capture ICU6
	RX1		RX input pin for CAN1
	INT9R		External interrupt request input pin for INT9
17	P43	F	General purpose I/O port
	IN7		Data sample input pin for input capture ICU7
	TX1		TX output pin for CAN1
19, 20	P40, P41	F	General purpose I/O ports (devices with S-suffix and MB90V340E-101/103)
	X0A, X1A	B	X0A : Oscillation input pin for sub clock X1A : Oscillation output pin for sub clock (devices without S-suffix and MB90V340E-102/104)

(Continued)

Pin No.	Pin name	I/O Circuit type*	Function
54	P30	G	General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
	ALE		Address latch enable output pin. This function is enabled when external bus is enabled.
	IN4		Data sample input pin for input capture ICU4
55	P31	G	General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
	<u>RD</u>		Read strobe output pin for data bus. This function is enabled when external bus is enabled.
	IN5		Data sample input pin for input capture ICU5
56	P32	G	General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the WR/WRL pin output disabled.
	<u>WR/WRL</u>		Write strobe output pin for the data bus. This function is enabled when both the external bus and the WR/WRL pin output are enabled. WRL is used to write-strobe 8 lower bits of the data bus in 16-bit access. WR is used to write-strobe 8 bits of the data bus in 8-bit access.
	INT10R		External interrupt request input pin for INT10
57	P33	G	General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode, in external bus 8-bit mode or with the WRH pin output disabled.
	<u>WRH</u>		Write strobe output pin for the 8 higher bits of the data bus. This function is enabled when the external bus is enabled, when the external bus 16-bit mode is selected, and when the WRH output pin is enabled.
58	P34	G	General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the hold function disabled.
	HRQ		Hold request input pin. This function is enabled when both the external bus and the hold function are enabled.
	OUT4		Wave form output pin for output compare OCU4
59	P35	G	General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the hold function disabled.
	<u>HAK</u>		Hold acknowledge output pin. This function is enabled when both the external bus and the hold function are enabled.
	OUT5		Wave form output pin for output compare OCU5
60	P36	G	General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the external ready function disabled.
	RDY		Ready input pin. This function is enabled when both the external bus and the external ready function are enabled.
	OUT6		Wave form output pin for output compare OCU6

(Continued)

Type	Circuit	Remarks
I	 <p>Pout Nout R CMOS hysteresis inputs Automotive input Standby control for input shutdown Analog input</p>	<ul style="list-style-type: none"> ■ CMOS level output ($I_{OL} = 4 \text{ mA}$, $I_{OH} = -4 \text{ mA}$) ■ CMOS hysteresis inputs (With the standby-time input shutdown function) ■ Automotive input (With the standby-time input shutdown function) ■ Analog input for A/D converter
K		Protection circuit for power supply input
L		<ul style="list-style-type: none"> ■ With the protection circuit of A/D converter reference voltage power input pin ■ Flash memory devices do not have a protection circuit against V_{CC} for pin AVRH.

(Continued)

During an internal RAM write cycle, low voltage reset is generated after the completion of writing. During the output of this internal reset, the reset output from the low voltage detection reset circuit is suppressed.

(2) CPU operation detection reset circuit

The CPU operation detection reset circuit is a counter that prevents program runaway. The counter starts automatically after a power-on reset, and must be continually and regularly cleared within a given time. If the given time interval elapses and the counter has not been cleared, a cause such as infinite program looping is assumed and an internal reset signal is generated. The internal reset generated from the CPU operation detection circuit has a width of 5 machine cycles.

Interval time
$2^{20}/F_C$ (approx. 262 ms*)

* : This value assumes the interval time at an oscillation clock frequency of 4 MHz.

During recovery from standby mode, the detection period is the maximum interval plus 20 μ s.

This circuit does not operate in modes where CPU operation is stopped.


The CPU operation detection reset circuit counter is cleared under any of the following conditions.

- “0” writing to CL bit of LVRC register
- Internal reset
- Main oscillation clock stop
- Transit to sleep mode
- Transit to timebase timer mode and watch mode

19. Internal CR oscillation circuit

Parameter	Symbol	Value			Unit
		Min	Typ	Max	
Oscillation frequency	f_{RC}	50	100	200	kHz
Oscillation stabilization wait time	tstab	—	—	100	μ s

- MB90351E (S) , MB90351TE (S) , MB90F351E (S) , MB90F351TE (S) , MB90352E (S) , MB90352TE (S) , MB90F352E (S) MB90F352TE (S)



Address	Register	Abbreviation	Access	Resource name	Initial value
000038 _H	PPG 4 Operation Mode Control Register	PPGC4	W, R/W	16-bit Programmable Pulse Generator 4/5	0X000XX1 _B
000039 _H	PPG 5 Operation Mode Control Register	PPGC5	W, R/W		0X000001 _B
00003A _H	PPG 4/5 Count Clock Select Register	PPG45	R/W		000000X0 _B
00003B _H	Address Detect Control Register 1	PACSR1	R/W	Address Match Detection 1	00000000 _B
00003C _H	PPG 6 Operation Mode Control Register	PPGC6	W, R/W	16-bit Programmable Pulse Generator 6/7	0X000XX1 _B
00003D _H	PPG 7 Operation Mode Control Register	PPGC7	W, R/W		0X000001 _B
00003E _H	PPG 6/7 Count Clock Select Register	PPG67	R/W		000000X0 _B
00003F _H	Reserved				
000040 _H	PPG 8 Operation Mode Control Register	PPGC8	W, R/W	16-bit Programmable Pulse Generator 8/9	0X000XX1 _B
000041 _H	PPG 9 Operation Mode Control Register	PPGC9	W, R/W		0X000001 _B
000042 _H	PPG 8/9 Count Clock Select Register	PPG89	R/W		000000X0 _B
000043 _H	Reserved				
000044 _H	PPG A Operation Mode Control Register	PPGCA	W, R/W	16-bit Programmable Pulse Generator A/B	0X000XX1 _B
000045 _H	PPG B Operation Mode Control Register	PPGCB	W, R/W		0X000001 _B
000046 _H	PPG A/B Count Clock Select Register	PPGAB	R/W		000000X0 _B
000047 _H	Reserved				
000048 _H	PPG C Operation Mode Control Register	PPGCC	W,R/W	16-bit Programmable Pulse Generator C/D	0X000XX1 _B
000049 _H	PPG D Operation Mode Control Register	PPGCD	W,R/W		0X000001 _B
00004A _H	PPG C/D Count Clock Select Register	PPGCD	R/W		000000X0 _B
00004B _H	Reserved				
00004C _H	PPG E Operation Mode Control Register	PPGCE	W,R/W	16-bit Programmable Pulse Generator E/F	0X000XX1 _B
00004D _H	PPG F Operation Mode Control Register	PPGCF	W,R/W		0X000001 _B
00004E _H	PPG E/F Count Clock Select Register	PPGEF	R/W		000000X0 _B
00004F _H	Reserved				
000050 _H	Input Capture Control Status Register 0/1	ICS01	R/W	Input Capture 0/1	00000000 _B
000051 _H	Input Capture Edge Register 0/1	ICE01	R/W, R		XXX0X0XX _B
000052 _H , 000053 _H	Reserved				
000054 _H	Input Capture Control Status Register 4/5	ICS45	R/W	Input Capture 4/5	00000000 _B
000055 _H	Input Capture Edge Register 4/5	ICE45	R		XXXXXXXX _B
000056 _H	Input Capture Control Status Register 6/7	ICS67	R/W	Input Capture 6/7	00000000 _B
000057 _H	Input Capture Edge Register 6/7	ICE67	R/W, R		XXX000XX _B

(Continued)

Address	Register	Abbreviation	Access	Resource name	Initial value
0000B9 _H	Interrupt Control Register 09	ICR09	W,R/W	Interrupt Control	00000111 _B
0000BA _H	Interrupt Control Register 10	ICR10	W,R/W		00000111 _B
0000BB _H	Interrupt Control Register 11	ICR11	W,R/W		00000111 _B
0000BC _H	Interrupt Control Register 12	ICR12	W,R/W		00000111 _B
0000BD _H	Interrupt Control Register 13	ICR13	W,R/W		00000111 _B
0000BE _H	Interrupt Control Register 14	ICR14	W,R/W		00000111 _B
0000BF _H	Interrupt Control Register 15	ICR15	W,R/W		00000111 _B
0000C0 _H to 0000C9 _H	Reserved				
0000CA _H	External Interrupt Enable Register 1	ENIR1	R/W	External Interrupt 1	00000000 _B
0000CB _H	External Interrupt Source Register 1	EIRR1	R/W		XXXXXXXX _B
0000CC _H	External Interrupt Level Register 1	ELVR1	R/W		00000000 _B
0000CD _H	External Interrupt Level Register 1	ELVR1	R/W		00000000 _B
0000CE _H	External Interrupt Source Select Register	EISSR	R/W		00000000 _B
0000CF _H	PLL/Sub clock Control register	PSCCR	W	PLL	XXXX0000 _B
0000D0 _H	DMA Buffer Address Pointer L Register	BAPL	R/W	DMA	XXXXXXXX _B
0000D1 _H	DMA Buffer Address Pointer M Register	BAPM	R/W		XXXXXXXX _B
0000D2 _H	DMA Buffer Address Pointer H Register	BAPH	R/W		XXXXXXXX _B
0000D3 _H	DMA Control Register	DMACS	R/W		XXXXXXXX _B
0000D4 _H	I/O Register Address Pointer L Register	IOAL	R/W		XXXXXXXX _B
0000D5 _H	I/O Register Address Pointer H Register	IOAH	R/W		XXXXXXXX _B
0000D6 _H	Data Counter L Register	DCTL	R/W		XXXXXXXX _B
0000D7 _H	Data Counter H Register	DCTH	R/W		XXXXXXXX _B
0000D8 _H	Serial Mode Register 2	SMR2	W,R/W	UART2	00000000 _B
0000D9 _H	Serial Control Register 2	SCR2	W,R/W		00000000 _B
0000DA _H	Reception/Transmission Data Register 2	RDR2/TDR2	R/W		00000000 _B
0000DB _H	Serial Status Register 2	SSR2	R,R/W		00001000 _B
0000DC _H	Extended Communication Control Register 2	ECCR2	R,W, R/W		00000XX _B
0000DD _H	Extended Status/Control Register 2	ESCR2	R/W		00000100 _B
0000DE _H	Baud Rate Generator Register 20	BGR20	R/W		00000000 _B

(Continued)

Address	Register	Abbreviation	Access	Resource name	Initial value
007924 _H to 007927 _H	Reserved				
007928 _H	Input Capture Register 4	IPCP4	R	Input Capture 4/5	XXXXXXXX _B
007929 _H	Input Capture Register 4	IPCP4	R		XXXXXXXX _B
00792A _H	Input Capture Register 5	IPCP5	R		XXXXXXXX _B
00792B _H	Input Capture Register 5	IPCP5	R		XXXXXXXX _B
00792C _H	Input Capture Register 6	IPCP6	R	Input Capture 6/7	XXXXXXXX _B
00792D _H	Input Capture Register 6	IPCP6	R		XXXXXXXX _B
00792E _H	Input Capture Register 7	IPCP7	R		XXXXXXXX _B
00792F _H	Input Capture Register 7	IPCP7	R		XXXXXXXX _B
007930 _H to 007937 _H	Reserved				
007938 _H	Output Compare Register 4	OCCP4	R/W	Output Compare 4/5	XXXXXXXX _B
007939 _H	Output Compare Register 4	OCCP4	R/W		XXXXXXXX _B
00793A _H	Output Compare Register 5	OCCP5	R/W		XXXXXXXX _B
00793B _H	Output Compare Register 5	OCCP5	R/W		XXXXXXXX _B
00793C _H	Output Compare Register 6	OCCP6	R/W	Output Compare 6/7	XXXXXXXX _B
00793D _H	Output Compare Register 6	OCCP6	R/W		XXXXXXXX _B
00793E _H	Output Compare Register 7	OCCP7	R/W		XXXXXXXX _B
00793F _H	Output Compare Register 7	OCCP7	R/W		XXXXXXXX _B
007940 _H	Timer Data Register 0	TCDT0	R/W	Free-run Timer 0	00000000 _B
007941 _H	Timer Data Register 0	TCDT0	R/W		00000000 _B
007942 _H	Timer Control Status Register 0	TCCSL0	R/W		00000000 _B
007943 _H	Timer Control Status Register 0	TCCSH0	R/W		0XXXXXXX _B
007944 _H	Timer Data Register 1	TCDT1	R/W	Free-run Timer 1	00000000 _B
007945 _H	Timer Data Register 1	TCDT1	R/W		00000000 _B
007946 _H	Timer Control Status Register 1	TCCSL1	R/W		00000000 _B
007947 _H	Timer Control Status Register 1	TCCSH1	R/W		0XXXXXXX _B
007948 _H	Timer Register 0/Reload Register 0	TMR0/TMRL R0	R/W	16-bit Reload Timer 0	XXXXXXXX _B
007949 _H			R/W		XXXXXXXX _B
00794A _H	Timer Register 1/Reload Register 1	TMR1/TMRL R1	R/W	16-bit Reload Timer 1	XXXXXXXX _B
00794B _H			R/W		XXXXXXXX _B
00794C _H	Timer Register 2/Reload Register 2	TMR2/TMRL R2	R/W	16-bit Reload Timer 2	XXXXXXXX _B
00794D _H			R/W		XXXXXXXX _B
00794E _H	Timer Register 3/Reload Register 3	TMR3/TMRL R3	R/W	16-bit Reload Timer 3	XXXXXXXX _B
00794F _H			R/W		XXXXXXXX _B

(Continued)

(Continued)

Address	Register	Abbreviation	Access	Initial Value
CAN1				
007D00 _H	Control status register	CSR	R/W, W R/W, R	0XXXXX0X1 _B 00XXX000 _B
007D01 _H				
007D02 _H	Last event indicator register	LEIR	R/W	000X0000 _B XXXXXXXX _B
007D03 _H				
007D04 _H	Receive/transmit error counter	RTEC	R	00000000 _B 00000000 _B
007D05 _H				
007D06 _H	Bit timing register	BTR	R/W	11111111 _B X1111111 _B
007D07 _H				
007D08 _H	IDE register	IDER	R/W	XXXXXXXXXX _B XXXXXXXXXX _B
007D09 _H				
007D0A _H	Transmit RTR register	TRTRR	R/W	00000000 _B 00000000 _B
007D0B _H				
007D0C _H	Remote frame receive waiting register	RFWTR	R/W	XXXXXXXXXX _B XXXXXXXXXX _B
007D0D _H				
007D0E _H	Transmit interrupt enable register	TIER	R/W	00000000 _B 00000000 _B
007D0F _H				
007D10 _H	Acceptance mask select register	AMSR	R/W	XXXXXXXXXX _B XXXXXXXXXX _B
007D11 _H				
007D12 _H			R/W	XXXXXXXXXX _B XXXXXXXXXX _B
007D13 _H				
007D14 _H	Acceptance mask register 0	AMR0	R/W	XXXXXXXXXX _B XXXXXXXXXX _B
007D15 _H				
007D16 _H			R/W	XXXXXXXXXX _B XXXXXXXXXX _B
007D17 _H				
007D18 _H	Acceptance mask register 1	AMR1	R/W	XXXXXXXXXX _B XXXXXXXXXX _B
007D19 _H				
007D1A _H			R/W	XXXXXXXXXX _B XXXXXXXXXX _B
007D1B _H				

(Continued)

Address	Register	Abbreviation	Access	Initial Value
CAN1				
007C40 _H	ID register 8	IDR8	R/W	XXXXXXXXX _B
007C41 _H				XXXXXXXXX _B
007C42 _H				XXXXXXXXX _B
007C43 _H				XXXXXXXXX _B
007C44 _H	ID register 9	IDR9	R/W	XXXXXXXXX _B
007C45 _H				XXXXXXXXX _B
007C46 _H				XXXXXXXXX _B
007C47 _H				XXXXXXXXX _B
007C48 _H	ID register 10	IDR10	R/W	XXXXXXXXX _B
007C49 _H				XXXXXXXXX _B
007C4A _H				XXXXXXXXX _B
007C4B _H				XXXXXXXXX _B
007C4C _H	ID register 11	IDR11	R/W	XXXXXXXXX _B
007C4D _H				XXXXXXXXX _B
007C4E _H				XXXXXXXXX _B
007C4F _H				XXXXXXXXX _B
007C50 _H	ID register 12	IDR12	R/W	XXXXXXXXX _B
007C51 _H				XXXXXXXXX _B
007C52 _H				XXXXXXXXX _B
007C53 _H				XXXXXXXXX _B
007C54 _H	ID register 13	IDR13	R/W	XXXXXXXXX _B
007C55 _H				XXXXXXXXX _B
007C56 _H				XXXXXXXXX _B
007C57 _H				XXXXXXXXX _B
007C58 _H	ID register 14	IDR14	R/W	XXXXXXXXX _B
007C59 _H				XXXXXXXXX _B
007C5A _H				XXXXXXXXX _B
007C5B _H				XXXXXXXXX _B
007C5C _H	ID register 15	IDR15	R/W	XXXXXXXXX _B
007C5D _H				XXXXXXXXX _B
007C5E _H				XXXXXXXXX _B
007C5F _H				XXXXXXXXX _B

List of Message Buffers (DLC Registers and Data Registers)

Address	Register	Abbreviation	Access	Initial Value
CAN1				
007C60 _H	DLC register 0	DLCR0	R/W	XXXXXXXX _B
007C61 _H				
007C62 _H	DLC register 1	DLCR1	R/W	XXXXXXXX _B
007C63 _H				
007C64 _H	DLC register 2	DLCR2	R/W	XXXXXXXX _B
007C65 _H				
007C66 _H	DLC register 3	DLCR3	R/W	XXXXXXXX _B
007C67 _H				
007C68 _H	DLC register 4	DLCR4	R/W	XXXXXXXX _B
007C69 _H				
007C6A _H	DLC register 5	DLCR5	R/W	XXXXXXXX _B
007C6B _H				
007C6C _H	DLC register 6	DLCR6	R/W	XXXXXXXX _B
007C6D _H				
007C6E _H	DLC register 7	DLCR7	R/W	XXXXXXXX _B
007C6F _H				
007C70 _H	DLC register 8	DLCR8	R/W	XXXXXXXX _B
007C71 _H				
007C72 _H	DLC register 9	DLCR9	R/W	XXXXXXXX _B
007C73 _H				
007C74 _H	DLC register 10	DLCR10	R/W	XXXXXXXX _B
007C75 _H				
007C76 _H	DLC register 11	DLCR11	R/W	XXXXXXXX _B
007C77 _H				
007C78 _H	DLC register 12	DLCR12	R/W	XXXXXXXX _B
007C79 _H				
007C7A _H	DLC register 13	DLCR13	R/W	XXXXXXXX _B
007C7B _H				
007C7C _H	DLC register 14	DLCR14	R/W	XXXXXXXX _B
007C7D _H				
007C7E _H	DLC register 15	DLCR15	R/W	XXXXXXXX _B
007C7F _H				

(Continued)

(Continued)

Interrupt cause	EI ² OS corresponding	DMA ch number	Interrupt vector		Interrupt control register	
			Number	Address	Number	Address
UART 2 RX	Y2	14	#39	FFFF60 _H	ICR14	0000BE _H
UART 2 TX	Y1	15	#40	FFFF5C _H		
Flash Memory	N	—	#41	FFFF58 _H	ICR15	0000BF _H
Delayed Interrupt	N	—	#42	FFFF54 _H		

Y1 : Usable

 Y2 : Usable, with EI²OS stop function

N : Unusable

- Notes :
- The peripheral resources sharing the ICR register have the same interrupt level.
 - When the peripheral resources sharing the ICR register use extended intelligent I/O service, only one can use EI²OS at a time.
 - When either of the two peripheral resources sharing the ICR register specifies EI²OS, the other one cannot use interrupts.

13. Electrical Characteristics

13.1 Absolute Maximum Ratings

Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
Power supply voltage* ¹	V _{CC}	V _{SS} – 0.3	V _{SS} + 6.0	V	
	AV _{CC}	V _{SS} – 0.3	V _{SS} + 6.0	V	V _{CC} = AV _{CC} * ²
	AVRH	V _{SS} – 0.3	V _{SS} + 6.0	V	AV _{CC} ≥ AVRH* ²
Input voltage* ¹	V _I	V _{SS} – 0.3	V _{SS} + 6.0	V	* ³
Output voltage* ¹	V _O	V _{SS} – 0.3	V _{SS} + 6.0	V	* ³
Maximum Clamp Current	I _{CLAMP}	–4.0	+4.0	mA	* ⁵
Total Maximum Clamp Current	Σ I _{CLAMP}	—	40	mA	* ⁵
“L” level maximum output current	I _{OL}	—	15	mA	* ⁴
“L” level average output current	I _{OLAV}	—	4	mA	* ⁴
“L” level maximum overall output current	ΣI _{OL}	—	100	mA	* ⁴
“L” level average overall output current	ΣI _{OLAV}	—	50	mA	* ⁴
“H” level maximum output current	I _{OH}	—	–15	mA	* ⁴
“H” level average output current	I _{OHAV}	—	–4	mA	* ⁴
“H” level maximum overall output current	ΣI _{OH}	—	–100	mA	* ⁴
“H” level average overall output current	ΣI _{OHAV}	—	–50	mA	* ⁴
Power consumption	P _D	—	454	mW	
Operating temperature	T _A	–40	+105	°C	
		–40	+125	°C	* ⁶
Storage temperature	T _{STG}	–55	+150	°C	

(Continued)

$(T_A = -40^\circ\text{C} \text{ to } +125^\circ\text{C}, V_{CC} = 5.0 \text{ V} \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{SS} = AV_{SS} = 0 \text{ V})$

Parameter	Symbol	Pin	Condition	Value			Unit	Remarks	
				Min	Typ	Max			
Output "L" voltage	V _{OL}	Normal outputs	V _{CC} = 4.5 V, I _{OL} = 4.0 mA	—	—	0.4	V		
Output "L" voltage	V _{OLI}	I ² C current outputs	V _{CC} = 4.5 V, I _{OL} = 3.0 mA	—	—	0.4	V		
Input leak current	I _{IL}	—	V _{CC} = 5.5 V, V _{SS} < V _I < V _{CC}	—1	—	+1	μA		
Pull-up resistance	R _{UP}	P00 to P07, P10 to P17, P20 to P25, P30 to P37, RST	—	25	50	100	kΩ		
Pull-down resistance	R _{DOWN}	MD2	—	25	50	100	kΩ	Except Flash memory devices	
Power supply current	I _{CC}	V _{CC}	V _{CC} = 5.0 V, Internal frequency : 24 MHz, At normal operation.	—	48	60	mA		
			V _{CC} = 5.0 V, Internal frequency : 24 MHz, At writing Flash memory.	—	53	65	mA	Flash memory devices	
			V _{CC} = 5.0 V, Internal frequency : 24 MHz, At erasing Flash memory.	—	58	70	mA	Flash memory devices	
	I _{CCS}	I _{CTS}	V _{CC} = 5.0 V, Internal frequency : 24 MHz, At Sleep mode.	—	25	35	mA		
	I _{CTS}		V _{CC} = 5.0 V, Internal frequency : 2 MHz, At Main Timer mode	—	0.3	0.8	mA	Devices without "T"-suffix	
			V _{CC} = 5.0 V, Internal frequency : 24 MHz, At PLL Timer mode, external frequency = 4 MHz	—	0.4	1.0	mA	Devices with "T"-suffix	
	I _{CTSPLL} 6			—	4	7	mA		

(Continued)

$(T_A = -40^\circ\text{C} \text{ to } +125^\circ\text{C}, V_{CC} = 5.0 \text{ V} \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{SS} = AV_{SS} = 0 \text{ V})$

Parameter	Symbol	Pin	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Power supply current	I _{CCL}	V _{CC}	V _{CC} = 5.0 V, Internal frequency: 8 kHz, During stopping clock supervisor, At sub clock operation $T_A = +25^\circ\text{C}$	—	70	140	µA	MB90351E MB90F351E MB90352E MB90F352E MB90356E MB90F356E MB90357E MB90F357E
			V _{CC} = 5.0 V, Internal frequency: 8 kHz, During operating clock supervisor, At sub clock operation $T_A = +25^\circ\text{C}$	—	100	200	µA	MB90356E MB90F356E MB90357E MB90F357E
			V _{CC} = 5.0 V, Internal CR oscillation/ 4 division, At sub clock operation $T_A = +25^\circ\text{C}$	—	100	200	µA	MB90356ES MB90F356ES MB90357ES MB90F357ES
			V _{CC} = 5.0 V, Internal frequency: 8 kHz, During stopping clock supervisor, At sub clock operation $T_A = +25^\circ\text{C}$	—	120	240	µA	MB90351TE MB90F351TE MB90352TE MB90F352TE MB90356TE MB90F356TE MB90357TE MB90F357TE
			V _{CC} = 5.0 V, Internal frequency: 8 kHz, During operating clock supervisor, At sub clock operation $T_A = +25^\circ\text{C}$	—	150	300	µA	MB90356TE MB90F356TE MB90357TE MB90F357TE
			V _{CC} = 5.0 V, Internal CR oscillation/ 4 division, At sub clock operation $T_A = +25^\circ\text{C}$	—	150	300	µA	MB90356TES MB90F356TES MB90357TES MB90F357TES

(Continued)

13.4.5 Bus Timing (Read)
 $(T_A = -40^\circ\text{C} \text{ to } +105^\circ\text{C}, V_{CC} = 5.0 \text{ V} \pm 10\%, V_{SS} = 0.0 \text{ V}, f_{CP} \leq 24 \text{ MHz})$

Parameter	Symbol	Pin	Condition	Value		Unit
				Min	Max	
ALE pulse width	t_{LHLL}	ALE	–	$t_{CP}/2 - 10$	—	ns
Valid address → ALE ↓ time	t_{AVLL}	ALE, A21 to A16, AD15 to AD00		$t_{CP}/2 - 20$	—	ns
ALE ↓ → Address valid time	t_{LLAX}	ALE, AD15 to AD00		$t_{CP}/2 - 15$	—	ns
Valid address → \overline{RD} ↓ time	t_{AVRL}	A21 to A16, AD15 to AD00, \overline{RD}		$t_{CP} - 15$	—	ns
Valid address → Valid data input	t_{AVDV}	A21 to A16, AD15 to AD00		—	$5 t_{CP}/2 - 60$	ns
\overline{RD} pulse width	t_{RLRH}	\overline{RD}		$(n^* + 3/2) t_{CP} - 20$	—	ns
\overline{RD} ↓ → Valid data input	t_{RLDV}	\overline{RD} , AD15 to AD00		—	$(n^* + 3/2) t_{CP} - 50$	ns
\overline{RD} ↑ → Data hold time	t_{RHDX}	\overline{RD} , AD15 to AD00		0	—	ns
\overline{RD} ↑ → ALE ↑ time	t_{RHLH}	\overline{RD} , ALE		$t_{CP}/2 - 15$	—	ns
\overline{RD} ↑ → Address valid time	t_{RHAX}	\overline{RD} , A21 to A16		$t_{CP}/2 - 10$	—	ns
Valid address → CLK ↑ time	t_{AVCH}	A21 to A16, AD15 to AD00, CLK		$t_{CP}/2 - 16$	—	ns
\overline{RD} ↓ → CLK ↑ time	t_{RLCH}	\overline{RD} , CLK		$t_{CP}/2 - 15$	—	ns
ALE ↓ → \overline{RD} ↓ time	t_{LLRL}	ALE, \overline{RD}		$t_{CP}/2 - 15$	—	ns


* : Number of ready cycles

13.4.10 Trigger Input Timing

($T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, $V_{CC} = 5.0 \text{ V} \pm 10\%$, $f_{CP} \leq 24 \text{ MHz}$, $V_{SS} = AV_{SS} = 0 \text{ V}$)

Parameter	Symbol	Pin	Condition	Value		Unit
				Min	Max	
Input pulse width	t_{TRGH} t_{TRGL}	INT8 to INT15, INT9R to INT11R, ADTG	—	5 t_{CP}	—	ns

INT8 to INT15,
INT9R to INT11R,
ADTG




13.4.11 Timer Related Resource Input Timing

($T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, $V_{CC} = 5.0 \text{ V} \pm 10\%$, $f_{CP} \leq 24 \text{ MHz}$, $V_{SS} = AV_{SS} = 0 \text{ V}$)

Parameter	Symbol	Pin	Condition	Value		Unit
				Min	Max	
Input pulse width	t_{TIWH}	TIN1, TIN3, IN0, IN1, IN4 to IN7	—	4 t_{CP}	—	ns
	t_{TIWL}					

TIN1, TIN3,
IN0, IN1,
IN4 to IN7




13.4.12 Timer Related Resource Output Timing

($T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, $V_{CC} = 5.0 \text{ V} \pm 10\%$, $f_{CP} \leq 24 \text{ MHz}$, $V_{SS} = AV_{SS} = 0 \text{ V}$)

Parameter	Symbol	Pin	Condition	Value		Unit
				Min	Max	
CLK $\uparrow \rightarrow T_{OUT}$ change time	t_{TO}	TOT1, TOT3, PPG4, PPG6, PPG8 to PPGF	—	30	—	ns


- Note of SDA, SCL set-up time




Note : The rating of the input data set-up time in the device connected to the bus cannot be satisfied depending on the load capacitance or pull-up resistor.

Be sure to adjust the pull-up resistor of SDA and SCL if the rating of the input data set-up time cannot be satisfied.

- Timing definition



(Continued)


$$\text{Non linearity error of digital output } N = \frac{V_{NT} - \{1 \text{ LSB} \times (N - 1) + V_{OT}\}}{1 \text{ LSB}} \text{ [LSB]}$$

$$\text{Differential linearity error of digital output } N = \frac{V_{(N+1)T} - V_{NT}}{1 \text{ LSB}} - 1 \text{ LSB \text{ [LSB]}}$$

$$1 \text{ LSB} = \frac{V_{EST} - V_{OT}}{1022} \text{ [V]}$$

N : A/D converter digital output value

V_{OT} : Voltage at which digital output transits from "000_H" to "001_H".


V_{FST} : Voltage at which digital output transits from "3FE_H" to "3FF_H".


13.7 Flash Memory Program/Erase Characteristics

■ Dual Operation Flash Memory

Parameter	Conditions	Value			Unit	Remarks
		Min	Typ	Max		
Sector erase time (4 Kbytes sector)	$T_A = +25^\circ\text{C}$ $V_{CC} = 5.0 \text{ V}$	—	0.2	0.5	s	Excludes programming prior to erasure
Sector erase time (16 Kbytes sector)		—	0.5	7.5	s	Excludes programming prior to erasure
Chip erase time		—	4.6	—	s	Excludes programming prior to erasure
Word (16-bit width) programming time		—	64	3600	μs	Except for the overhead time of the system level
Program/Erase cycle	—	10000	—	—	cycle	

14.1 Package Dimensions

64-pin plastic LQFP  (FPT-64P-M23)	<table border="1"> <tbody> <tr> <td>Lead pitch</td><td>0.65 mm</td></tr> <tr> <td>Package width × package length</td><td>12.0 × 12.0 mm</td></tr> <tr> <td>Lead shape</td><td>Gullwing</td></tr> <tr> <td>Sealing method</td><td>Plastic mold</td></tr> <tr> <td>Mounting height</td><td>1.70 mm MAX</td></tr> <tr> <td>Code (Reference)</td><td>P-LFQFP64-12×12-0.65</td></tr> <tr> <td></td><td></td></tr> </tbody> </table>	Lead pitch	0.65 mm	Package width × package length	12.0 × 12.0 mm	Lead shape	Gullwing	Sealing method	Plastic mold	Mounting height	1.70 mm MAX	Code (Reference)	P-LFQFP64-12×12-0.65		
Lead pitch	0.65 mm														
Package width × package length	12.0 × 12.0 mm														
Lead shape	Gullwing														
Sealing method	Plastic mold														
Mounting height	1.70 mm MAX														
Code (Reference)	P-LFQFP64-12×12-0.65														


(Continued)