

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Details	
Product Status	Obsolete
Core Processor	F ² MC-16LX
Core Size	16-Bit
Speed	24MHz
Connectivity	CANbus, EBI/EMI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, WDT
Number of I/O	51
Program Memory Size	128KB (128K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	A/D 15x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90352espmc-gs-172e1

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Part Number Parameter	MB90351E MB90352E	MB90351TE MB90352TE	MB90351ES MB90352ES	MB90351TES MB90352TES	MB90V340E-1 01	MB90V340E-1 02	
		4 cha	Innels		8 channels		
16-bit output compare		pt when 16-bit free registers can be u	s output compare re output signal.	egisters.			
40 bit in a to a three		6 cha	innels		8 cha	annels	
16-bit input capture	Retains 16-bit free	e-run timer value by	/ (rising edge, fallin	ig edge, or the both	edges), signals ar	n interrupt.	
8/16-bit programmable pulse gen- erator	8- 8-	8-bit reload of bit reload registers bit reload registers	/10 channels (8-bit counters × 12 for L pulse width× for H pulse width×	12	8 channels (16-bit)/ 16 channels (8-bit) 8-bit reload counters × 16 8-bit reload registers for L pulse width × 16 8-bit reload registers for H pulse width × 16		
	A pair of 8-bit relo 8-bit prescaler + 8 Operation clock fro	-bit reload counter equency : fsys, fsys	e configured as one	2 ³ , fsys/2 ⁴ or 128 μ			
		1 cha	3 cha	annels			
CAN interface	Automatic re-trans Automatic transmi 16 prioritized mes Supports multiple Flexible configurat	smission in case of ssion responding t sage buffers for da messages. tion of acceptance /Full bit mask/Two	o Remote Frame ta and ID filtering :	art B.			
		8 cha	innels		16 ch	annels	
External interrupt	Can be used rising extended intelliger	g edge, falling edge nt I/O services (El ²	e, starting up by "H OS) and DMA.	"/"L" level input, ext	ternal interrupt,		
D/A converter		-	_		2 cha	annels	
I/O ports	Virtually all external pins can be used as general purpose I/O port. All push-pull outputs Bit-wise settable as input/output or peripheral signal Settable as CMOS schmitt trigger/ automotive inputs TTL input level settable for external bus (only for external bus pin)						
Flash memory			-	_			
Corresponding evaluation name	MB90V3	40E-102	MB90V3	340E-101	-	_	

*: It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the Emulator hardware manual about details.



Part Number Parameter	MB90356E MB90357E	MB90356TE MB90357TE	MB90356ES MB90357ES	MB90356TES MB90357TES	MB90V340E-1 03	MB90V340E-1 04	
16 bit output		4 cha	annels		8 cha	annels	
16-bit output compare			-run Timer matches sed to generate an	s with output compa output signal.	are registers.		
		6 cha	annels		8 cha	annels	
16-bit input capture	Retains 16-bit free signals an interrup		y (rising edge, fallir	ng edge or rising &	falling edge),		
8/16-bit programmable pulse gen-	8-t	8-bit reload	/10 channels (8-bit counters×12 for L pulse width × for H pulse width ×	12	8 channels (16-bit)/ 16 channels (8-bit) 8-bit reload counters×16 8-bit reload registers for L pulse width×16 8-bit reload registers for H pulse width×16		
erator	Supports 8-bit and 16-bit operation modes. A pair of 8-bit reload counters can be configured as one 16-bit reload counter or as 8-bit prescaler + 8-bit reload counter. Operation clock frequency : fsys, fsys/2 ¹ , fsys/2 ² , fsys/2 ³ , fsys/2 ⁴ or 128 μ s@fosc = 4 MHz (fsys = Machine clock frequency, fosc = Oscillation clock frequency)						
		1 ch	3 channels				
CAN interface	Conforms to CAN Specification Version 2.0 Part A and B. Automatic re-transmission in case of error Automatic transmission responding to Remote Frame Prioritized 16 message buffers for data and ID Supports multiple messages. Flexible configuration of acceptance filtering : Full bit compare/Full bit mask/Two partial bit masks Supports up to 1 Mbps.						
		8 cha	annels		16 ch	annels	
External interrupt		g edge, falling edge nt I/O services (El ²		L level input, exterr	nal interrupt,		
D/A converter		-	_		2 cha	annels	
I/O ports	Virtually all external pins can be used as general purpose I/O port. All push-pull outputs Bit-wise settable as input/output or peripheral module signal Settable as CMOS schmitt trigger/ automotive inputs TTL input level settable for external bus (only for external bus pin)						
Flash memory			-	_			
Corresponding EVA name	MB90V3	40E-104	MB90V3	340E-103	-	_	

*: It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the Emulator hardware manual about details.



3. Packages and Product Correspondence

Package	MB90V340E-101 MB90V340E-102 MB90V340E-103 MB90V340E-104	MB90351E (S), MB90351TE (S) MB90F351E (S), MB90F351TE (S) MB90352E (S), MB90352TE (S) MB90F352E (S), MB90F352TE (S) MB90356E (S), MB90356TE (S) MB90F356E (S), MB90F356TE (S) MB90357E (S), MB905357TE (S)
PGA-299C-A01	\bigcirc	×
FPT-64P-M23 (12.0 mm, 0.65 mm pitch)	×	0
FPT-64P-M24 (10.0 mm], 0.50 mm pitch)	×	0

 \bigcirc : Yes, \times : No

Note : Refer to "Package Dimensions" for detail of each package.





24 to 31 P00 to P07 Finis function is enabled in single-chip mode. 24 to 31 AD00 to AD07 Finis function is enabled in single-chip mode. 1NT8 to INT15 Input/output pins of external address data bus lower 8 bits. This function is enabled when the external bus is enabled. 32 AD008 Fernal interrupt request input pins for INT8 to INT15 33 AD08 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. 33 AD09 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. 33 AD09 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. 34 AD09 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. 34 AD10 N Input/output pin for external bus address data bus bit 9. This function is enabled when external bus is enabled. 35 AD10 N General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. 35 AD11 Fetternal interrupt request input pin for INT11 36 AD11 Seretil data output pin for	Pin No.	Pin name	I/O Circuit type*	Function			
AD00 to AD07 external bus is enabled. INT8 to INT15 External interrupt request input pins for INT8 to INT15 32 AD08 General purpose I/0 port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. 33 AD09 Input/output pin for relead timer1 33 AD09 General purpose I/0 port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. 33 AD09 General purpose I/0 port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. 34 AD09 General purpose I/0 port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. 34 AD10 N General purpose I/0 port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. 35 AD10 N Input/output pin for LART3 35 AD11 General purpose I/0 port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. 36 AD11 General purpose I/0 port. The register can be set to select whether to use a pull-up resistor. This function is enabled when external bus is datress data bus bit 11. This function is enabled when e		P00 to P07					
32 P10 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled when external bus address data bus bit 8. This function is enabled when external bus is enabled. 33 AD09 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled when external bus is enabled. 33 AD09 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. 34 P11 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. 34 AD09 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled use address data bus bit 9. This function is enabled when external bus address data bus bit 10. This function is enabled when exter- nal bus is enabled. 34 AD10 N Input/output pin for external bus address data bus bit 10. This function is enabled when exter- nal bus is enabled. 35 AD11 Ceneral purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. 36 AD11 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled when external bus address data bus bit 11. This function is enabled when external bus address data bus bit	24 to 31	AD00 to AD07	G				
AD08 Fits This function is enabled in single-chip mode. 32 AD08 G Input/output pin for external bus address data bus bit 8. This function is enabled when external bus is enabled. 33 AD09 G General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled when external bus is enabled. 33 AD09 G Input/output pin for external bus address data bus bit 9. Input/output pin for external bus is enabled. 34 AD10 Input/output pin for external bus address data bus bit 9. This function is enabled when external bus is enabled. 34 AD10 N General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. 35 AD10 N General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled. 35 AD11 Research purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. 36 AD11 G Input/output pin for external bus address data bus bit 11. This function is enabled when external bus is enabled. 36 AD11 G Input/output pin for UART3 37 AD12		INT8 to INT15		External interrupt request input pins for INT8 to INT15			
AD06 This function is enabled when external bus is enabled. 33 F11 Event input pin for reload timer1 33 AD09 G General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. 34 AD09 F12 Input/output pin for reload timer1 34 P12 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled. 34 AD10 N General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. 34 AD10 N Serial data input pin for UART3 35 AD11 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. 35 AD11 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. 36 AD11 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. 36 AD11 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. <tr< td=""><td></td><td>P10</td><td></td><td></td></tr<>		P10					
P11General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.33AD09GInput/output pin for external bus address data bus bit 9. This function is enabled when external bus is enabled.34AD10NGeneral purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.34AD10NGeneral purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.34AD10NInput/output pin for external bus address data bus bit 10. This function is enabled when external hal bus is enabled.35AD11NExternal interrupt request input pin for INT1135AD11GInput/output pin for caternal bus address data bus bit 11. This function is enabled in single-chip mode.36AD11GInput/output pin for UART336AD12GInput/output pin for UART337P14General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.37AD12GInput/output pin for UART337P15NGeneral purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.38P16GGeneral purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.38P16GGeneral purpose I/O por	32	AD08	G				
33AD09 AD09G Input/output pin for external bus address data bus bit 9. This function is enabled when external bus is enabled. Output pin for relead timer134AD10 SIN3NGeneral purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.34AD10 SIN3NInput/output pin for external bus address data bus bit 10. This function is enabled when external hal bus is enabled.34AD10 SIN3NInput/output pin for external bus address data bus bit 10. This function is enabled when external hal bus is enabled.35AD11 SOT3P13 P13General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.36AD11 SOT3General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.36AD11 SOT3General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled when external bus is enabled.36AD12 SOT3General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.37P14 AD12General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.37P15 AD13NInput/output pin for UART3 Clock input/output pin for UART3 This function is enabled when external bus is enabled.38P16 AD13General purpose I/O port. The register		TIN1		Event input pin for reload timer1			
AD09 enabled when external bus is enabled. TOT1 Output pin for reload timer1 0utput pin for reload timer1 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. 34 AD10 N 35 AD10 N 36 P13 Serial data input pin for UART3 37 P13 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled. 36 AD11 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled. 36 AD11 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. 36 AD11 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. 37 P14 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. 37 P15 Referent purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. 38 P16 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. Th		P11					
34 P12 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. 34 AD10 N Input/output pin for external bus address data bus bit 10. This function is enabled when external bus is enabled. 31 SIN3 Serial data input pin for UART3 35 AD11 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. 35 AD11 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. 36 AD11 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled when external bus is enabled. 36 SOT3 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. 36 AD12 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. 37 P14 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled when external bus is enabled. 37 P15 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.	33	AD09	G				
34 AD10 N This function is enabled in single-chip mode. 34 AD10 N Input/output pin for external bus address data bus bit 10. This function is enabled when external bus is enabled. 31 SIN3 Serial data input pin for UART3 External interrupt request input pin for INT11 35 AD11 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. 35 AD11 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. 36 AD11 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. 36 AD12 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. 36 AD12 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. 37 P14 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. 37 P15 N General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled when external bus is enabled.		TOT1		Output pin for reload timer1			
34AD10N nal bus is enabled.SIN3Sin3Serial data input pin for UART3INT11RExternal interrupt request input pin for INT1135AD11GAD11GInput/output pin for external bus address data bus bit 11. This function is enabled when external bus is enabled.36AD11G36AD12General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled when external bus is enabled.36AD12General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.36AD12General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.36AD12General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled when external bus is enabled.37P14General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled when external bus is enabled.37P15N Input/output pin for external bus address data bus bit 13. This function is enabled in single-chip mode.38P16General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled when external bus is enabled.38P16General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled when external bus is enabled.38P16General purpose I/O port. The register can		P12					
INT11R External interrupt request input pin for INT11 35 P13 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. 35 AD11 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled when external bus address data bus bit 11. This function is enabled when external bus is enabled. 36 AD12 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. 36 AD12 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. 36 AD12 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled when external bus address data bus bit 12. This function is enabled when external bus is enabled. 37 P15 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. 38 P16 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled when external bus address data bus bit 13. This function is enabled when external bus address data bus bit 13. This function is enabled when external bus is enabled. 38 P16 General purpose I/O port. The register can be	34	54					
35 P13 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. 35 AD11 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled when external bus is enabled. 36 AD12 Fital data output pin for UART3 36 AD12 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. 36 AD12 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. 36 AD12 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. 37 P14 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled when external bus address data bus bit 12. This function is enabled when external bus is enabled. 37 P15 Reneral purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. 38 P16 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled when external bus is enabled. 38 P16 General purpose I/O port. The register can be set to select whether to use a pu				Serial data input pin for UART3			
35AD11 AD11GThis function is enabled in single-chip mode.35AD11GInput/output pin for external bus address data bus bit 11. This function is enabled when external bus is enabled.36P14General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.36AD12GGeneral purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled when external bus address data bus bit 12. This function is enabled when external bus address data bus bit 12. This function is enabled when external bus is enabled.36AD12GGeneral purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled when external bus is enabled.37P15NGeneral purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled when external bus address data bus bit 13. This function is enabled in single-chip mode.37P16General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled when external bus address data bus bit 13. This function is enabled when external bus is enabled.38P16General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled when external bus is enabled.38P16General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.38P16Input/output pin for external bus address data bus bit 14. <td></td> <td>INT11R</td> <td></td> <td>External interrupt request input pin for INT11</td>		INT11R		External interrupt request input pin for INT11			
AD11This function is enabled when external bus is enabled.SOT3Serial data output pin for UART3AD12P14General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.36AD12GInput/output pin for external bus address data bus bit 12. This function is enabled when external bus is enabled.36Clock input/output pin for UART337P15NAD13General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.38P16General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.38P16General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled when external bus is enabled.38P16General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled when external bus is enabled.38P16General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. Input/output pin for external bus address data bus bit 13. This function is enabled in single-chip mode.38P16General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.38Input/output pin for external bus address data bus bit 14.		P13					
36 P14 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. 36 AD12 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. 36 AD12 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled when external bus is enabled. 37 P15 Clock input/output pin for UART3 37 P15 N AD13 N General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. 38 P16 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled when external bus address data bus bit 13. This function is enabled when external bus is enabled. 38 P16 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. 38 P16 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. 38 P16 Input/output pin for external bus address data bus bit 14.	35	AD11 C					
36 Image: Pi4 definition of the sector o		SOT3		Serial data output pin for UART3			
AD12 This function is enabled when external bus is enabled. SCK3 Clock input/output pin for UART3 37 P15 AD13 AD13 N General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. 38 P16 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled when external bus address data bus bit 13. This function is enabled when external bus is enabled. 38 P16 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. 38 P16 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. 38 P16 Input/output pin for external bus address data bus bit 14.		P14					
37 P15 N General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. 37 AD13 Input/output pin for external bus address data bus bit 13. This function is enabled when external bus is enabled. 38 P16 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled when external bus is enabled. 38 P16 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. 38 P16 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. 38 Input/output pin for external bus address data bus bit 14.	36	AD12	G				
37 P15 N This function is enabled in single-chip mode. 37 AD13 Input/output pin for external bus address data bus bit 13. This function is enabled when external bus is enabled. 38 P16 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. 38 AD14 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.		SCK3		Clock input/output pin for UART3			
AD13 Input/output pin for external bus address data bus bit 13. This function is enabled when external bus is enabled. 38 P16 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode. 38 AD14 General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.	27	P15	N				
38 G This function is enabled in single-chip mode. Input/output pin for external bus address data bus bit 14.	37						
AD14 Input/output pin for external bus address data bus bit 14.	20	P16	C				
	აბ	AD14	G				






Pin No.	Pin name	I/O Circuit type*	Function
39	P17	G	General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
39	AD15		Input/output pin for external bus address data bus bit 15. This function is enabled when external bus is enabled.
	P20 to P23		General purpose I/O ports. The register can be set to select whether to use a pull-up resistor. In external bus mode, the pins are enabled as a general- purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1.
40 to 43	A16 to A19	G	Output pins for A16 to A19 of the external address data bus. When the corresponding bit in the external address output control register (HACR) is 0, the pins are enabled as high address output pins A16 to A19.
	PPG9 (8) PPGB (A) PPGD (C) PPGF (E)		Output pins for PPGs
	P24	G	General purpose I/O port. The register can be set to select whether to use a pull-up resistor. In external bus mode, the pin is enabled as a general- purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1.
44	44 A20		Output pin for A20 of the external address data bus. When the corresponding bit in the external address output control register (HACR) is 0, the pin is enabled as high address output pin A20.
	IN0		Data sample input pin for input capture ICU0
	P25		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. In external bus mode, the pin is enabled as a general- purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1.
51	A21	G	Output pin for A21 of the external address data bus. When the corresponding bit in the external address output control register (HACR) is 0, the pin is enabled as high address output pin A21.
	IN1		Data sample input pin for input capture ICU1
	ADTG		Trigger input pin for A/D converter
	P44		General purpose I/O port
52	52 SDA0		Serial data I/O pin for I ² C 0
	FRCK0		Input pin for the 16-bit Free-run Timer 0
	P45		General purpose I/O port
53	SCL0	н	Serial clock I/O pin for I ² C 0
	FRCK1		Input pin for the 16-bit Free-run Timer 1



Pin No.	Pin name	I/O Circuit type*	Function
	P30		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
54	ALE	G	Address latch enable output pin. This function is enabled when external bus is enabled.
	IN4		Data sample input pin for input capture ICU4
	P31		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
55	RD	G	Read strobe output pin for data bus. This function is enabled when external bus is enabled.
	IN5		Data sample input pin for input capture ICU5
	P32		General purpose I/O port. The register can be set to select wh <u>ether to u</u> se a pull-up resistor. This function is enabled either in single-chip mode or with the WR/WRL pin output disabled.
56	WR/WRL	G	Write strobe output pin for the data bus. This function is enabled when both the external bus and the WR/WRL pin output are enabled. WRL is used to write-strobe 8 lower bits of the data bus in 16-bit access. WR is used to write-strobe 8 bits of the data bus in 8-bit access.
	INT10R		External interrupt request input pin for INT10
57	P33	G	General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode, in external bus 8-bit mode or with the WRH pin output disabled.
57	WRH	0	Write strobe output pin for the 8 higher bits of the data bus. This function is enabled when the external bus is enabled, when the external bus 16-bit mode is selected, and when the \overline{WRH} output pin is enabled.
	P34		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the hold function disabled.
58	58 HRQ		Hold request input pin. This function is enabled when both the external bus and the hold func- tion are enabled.
	OUT4		Wave form output pin for output compare OCU4
	P35		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the hold function disabled.
59	HAK	G	Hold acknowledge output pin. This function is enabled when both the external bus and the hold function are enabled.
	OUT5		Wave form output pin for output compare OCU5
	P36		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the external ready function disabled.
60	RDY	G	Ready input pin. This function is enabled when both the external bus and the external ready function are enabled.
	OUT6		Wave form output pin for output compare OCU6










3. Using external clock

To use external clock, drive the X0 pin and leave X1 pin open.



4. Precautions for when not using a sub clock signal

X0A and X1A are oscillation pins for sub clock. If you do not connect pins X0A and X1A to an oscillator, use pull-down handling on the X0A pin, and leave the X1A pin open.

5. Notes on during operation of PLL clock mode


On this microcontroller, if in case the crystal oscillator breaks off or an external reference clock input stops while the PLL clock mode is selected, a self-oscillator circuit contained in the PLL may continue its operation at its self-running frequency. However, Cypress will not guarantee results of operations if such failure occurs.

6. Treatment of Power Supply Pins (V_{CC}/V_{SS})

If there are multiple V_{CC} and V_{SS} pins, from the point of view of device design, pins to be of the same potential are connected inside of the device to prevent malfunction such as latch-up.

To reduce unnecessary radiation, prevent malfunctioning of the strobe signal due to the rise of ground level, and observe the standard for total output current, be sure to connect the V_{CC} and V_{SS} pins to the power supply and ground externally. Connect V_{CC} and V_{SS} pins to the device from the current supply source at a possibly low impedance.

■ As a measure against power supply noise, it is recommended to connect a capacitor of about 0.1 µF as a bypass capacitor between V_{CC} and V_{SS} pins in the vicinity of V_{CC} and V_{SS} pins of the device.



7. Pull-up/down resistors


The MB90350E series does not support internal pull-up/down resistors (Port 0 to Port 3: built-in pull-up resistors). Use external components where needed.

8. Crystal oscillator circuit

Noise around the X0/X1, or X0A/X1A pins may cause this device to operate abnormally. In the interest of stable operation it is strongly recommended that printed circuit artwork places ground bypass capacitors as close as possible to the X0/X1, X0A/X1A and crystal oscillator (or ceramic oscillator) and that oscillator lines do not cross the lines of other circuits.




MB90351E (S), MB90351TE (S), MB90F351E (S), MB90F351TE (S), MB90352E (S), MB90352TE (S), MB90F352E (S) MB90F352TE (S)






MB90356E (S), MB90356TE (S), MB90F356E (S), MB90F356TE (S), MB90357TE (S), MB90357TE (S), MB90F357TE (S), MB90F357TE (S)





9. Memory Map



Note : The high-order portion of bank 00 gives the image of the FF bank ROM to make the small model of the C compiler effective. Since the low-order 16 bits are the same, the table in ROM can be referenced without using the far specification in the pointer declaration.

For example, an attempt to access $00C000_{H}$ practically accesses the value at FFC000_H in ROM.

The ROM area in bank FF exceeds 32 Kbytes, and its entire image cannot be shown in bank 00.

The image between FF8000_H and FFFFF_H is visible in bank 00, while the image between FF0000_H and FF7FFF_H is visible only in bank FF.



List of	Message Buffers (ID Reg	jisters)

Address	- Register	Abbreviation	Access	Initial Value		
CAN1	Register	Appreviation	Access			
007C00 _H				XXXXXXXAB		
to 007C1F _H	General-purpose RAM	_	R/W	to XXXXXXX _B		
007C20 _H				XXXXXXXAB		
007C21 _H			- • • •	XXXXXXXAB		
007C22 _H	ID register 0	IDR0	R/W	XXXXXXX _B		
007C23 _H				XXXXXXXAB		
007C24 _H				XXXXXXXX _B		
007C25 _H	-			XXXXXXXXB		
007C26 _H	ID register 1	IDR1	R/W	XXXXXXXX _B		
007C27 _H				XXXXXXXXB		
007C28 _H				XXXXXXX _B		
007C29 _H	ID register 2	IDR2	R/W	XXXXXXXAB		
007C2A _H	ID register 2	IDRZ	R/W	XXXXXXXX _B		
007C2B _H				XXXXXXXXB		
007C2C _H				XXXXXXXX _B		
007C2D _H	ID register 2	IDR3	R/W	XXXXXXXAB		
007C2E _H	ID register 3	IDK3	K/W	XXXXXXXAB		
007C2F _H				XXXXXXXAB		
007C30 _H				XXXXXXXX _B		
007C31 _H	ID register 4	IDR4	R/W	XXXXXXXXB		
007C32 _H	ID register 4	IDR4	K/W	XXXXXXXX _B		
007C33 _H				XXXXXXXXB		
007C34 _H				XXXXXXXX _B		
007C35 _H	ID register 5	IDR5	R/W	XXXXXXX		
007C36 _H	ID register 5	IDRO	K/W	XXXXXXXX _B		
007C37 _H				XXXXXXX		
007C38 _H				XXXXXXXXB		
007C39 _H				XXXXXXXXB		
007C3A _H	ID register 6	IDR6	R/W	XXXXXXXXB		
007C3B _H				XXXXXXX		
007C3C _H				XXXXXXXAB		
007C3D _H	ID register 7	1007	DAA	XXXXXXXXB		
007C3E _H	ID register 7	IDR7	R/W	XXXXXXXAB		
007C3F _H				XXXXXXXXB		



Interrupt cause	El ² OS	DMA ch number	Interrup	ot vector	Interrupt control register		
	corresponding	number	Number	Address	Number	Address	
UART 2 RX	Y2	14	#39	FFFF60 _H	ICR14		
UART 2 TX	Y1	15	#40	FFFF5C _H	10K14	0000BE _H	
Flash Memory	Ν	-	#41	FFFF58 _H	ICR15		
Delayed Interrupt	Ν	_	#42	FFFF54 _H	ICK15	0000BF _H	

Y1 : Usable

Y2 : Usable, with El²OS stop function

N : Unusable

Notes : •The peripheral resources sharing the ICR register have the same interrupt level.

•When the peripheral resources sharing the ICR register use extended intelligent I/O service, only one can use EI²OS at a time.

•When either of the two peripheral resources sharing the ICR register specifies El²OS, the other one cannot use interrupts.

13. Electrical Characteristics

13.1 Absolute Maximum Ratings


Parameter	Symbol	Ra	ting	Unit	Remarks	
Farameter	Symbol	Min	Max		Remains	
	V _{CC}	$V_{SS} - 0.3$	V _{SS} + 6.0	V		
Power supply voltage*1	AV _{CC}	$V_{SS} - 0.3$	V _{SS} + 6.0	V	$V_{CC} = AV_{CC}^{*2}$	
	AVRH	V _{SS} - 0.3	V _{SS} + 6.0	V	AV _{CC} ≥AVRH* ²	
Input voltage*1	VI	V _{SS} - 0.3	V _{SS} + 6.0	V	*3	
Output voltage*1	Vo	V _{SS} - 0.3	V _{SS} + 6.0	V	*3	
Maximum Clamp Current	I _{CLAMP}	-4.0	+4.0	mA	*5	
Total Maximum Clamp Current	$\Sigma I_{CLAMP} $	_	40	mA	*5	
"L" level maximum output current	I _{OL}	_	15	mA	*4	
"L" level average output current	I _{OLAV}	_	4	mA	*4	
"L" level maximum overall output current	Σl _{OL}	_	100	mA	*4	
"L" level average overall output current	ΣI_{OLAV}	_	50	mA	*4	
"H" level maximum output current	I _{OH}	—	-15	mA	*4	
"H" level average output current	I _{OHAV}	_	-4	mA	*4	
"H" level maximum overall output current	Σl _{OH}	_	-100	mA	*4	
"H" level average overall output current	ΣΙ _{ΟΗΑV}	—	-50	mA	*4	
Power consumption	PD	_	454	mW		
Operating temperature	т	-40	+105	°C		
Operating temperature	Τ _Α	-40	+125	°C	*6	
Storage temperature	T _{STG}	-55	+150	°C		



- *1: This parameter is based on $V_{SS} = AV_{SS} = 0 V$
- *2: Set AV_{CC} and V_{CC} to the same voltage. Make sure that AV_{CC} does not exceed V_{CC} and that the voltage at the analog inputs does not exceed AV_{CC} when the power is switched on.
- *3: V_I and V_O should not exceed V_{CC} + 0.3 V. V_I should not exceed the specified ratings. However if the maximum current to/from an input is limited by some means with external components, the I_{CLAMP} rating supersedes the V_I rating.
- *4: Applicable to pins: P00 to P07, P10 to P17, P20 to P25, P30 to P37, P40 to P45, P50 to P56, P60 to P67

*5: Applicable to pins: P00 to P07, P10 to P17, P20 to P25, P30 to P37, P40 to P45,

- P50 to P56 (for evaluation device : P50 to P55) , P60 to P67
- " Use within recommended operating conditions.
- " Use at DC voltage (current)
- " The +B signal should always be applied a connecting limit resistance between the +B signal and the microcontroller.
- " The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
- " Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the V_{CC} pin, and this may affect other devices.
- " Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
- " Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting power supply voltage may not be sufficient to operate the power-on reset.
- " Care must be taken not to leave the +B input pin open.
- " Recommended circuit sample:



*6 : If used exceeding $T_A = +105^{\circ}$ C, be sure to contact Cypress for reliability limitations.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.



Dowerseter	Sym-	Sym- Pin	Condition		Value			Demerke
Parameter	IOU		Condition	Min	Тур	Мах	Unit	Remarks
Output "L" voltage	V _{OL}	Normal outputs	$V_{CC} = 4.5 V,$ $I_{OL} = 4.0 mA$	-	_	0.4	V	
Output "L" voltage	V _{OLI}	I ² C current outputs	$V_{CC} = 4.5 V,$ $I_{OL} = 3.0 mA$	-	-	0.4	V	
Input leak current	IIL	_	$V_{CC} = 5.5 V,$ $V_{SS} < V_I < V_{CC}$	- 1	_	+ 1	μA	
Pull-up resistance	R _{UP}	P00 to P07, P10 to P17, P20 to P25, P30 to P37, RST	_	25	50	100	kΩ	
Pull-down resistance	R _{DOWN}	MD2	-	25	50	100	kΩ	Except Flash memory devices
	Icc		V _{CC} = 5.0 V, Internal frequency : 24 MHz, At normal operation.	_	48	60	mA	
			V _{CC} = 5.0 V, Internal frequency : 24 MHz, At writing Flash memory.	-	53	65	mA	Flash memory devices
			V _{CC} = 5.0 V, Internal frequency : 24 MHz, At erasing Flash memory.	-	58	70	mA	Flash memory devices
Power supply current	I _{CCS}	V _{CC}	$V_{CC} = 5.0 V$, Internal frequency : 24 MHz, At Sleep mode.	-	25	35	mA	
	I _{CTS}		V _{CC} = 5.0 V, Internal frequency : 2 MHz,	_	0.3	0.8	mA	Devices without "T"-suffix
			At Main Timer mode	_	0.4	1.0	mA	Devices with "T"-suffix
	I _{CTSPLL} 6		V _{CC} = 5.0 V, Internal frequency : 24 MHz, At PLL Timer mode, external frequency = 4 MHz	-	4	7	mA	






Parameter	Sym- bol	Pin	Condition		Value			
				Min	Тур	Max	Unit	Remarks
Power supply current	I _{CCL}	V _{CC}	V_{CC} = 5.0 V, Internal frequency: 8 kHz, During stopping clock supervisor, At sub clock operation T_A = +25°C	_	70	140	μΑ	MB90351E MB90F351E MB905352E MB90F352E MB905356E MB90F356E MB905357E MB90F357E
			V_{CC} = 5.0 V, Internal frequency: 8 kHz, During operating clock supervisor, At sub clock operation T_A = +25°C	_	100	200	μΑ	MB90356E MB90F356E MB90357E MB90F357E
			V_{CC} = 5.0 V, Internal CR oscillation/ 4 division, At sub clock operation T_A = +25°C	-	100	200	μΑ	MB90356ES MB90F356ES MB90357ES MB90F357ES
			V_{CC} = 5.0 V, Internal frequency: 8 kHz, During stopping clock supervisor, At sub clock operation T_A = +25°C	_	120	240	μΑ	MB90351TE MB90F351TE MB905352TE MB90F352TE MB905356TE MB90F356TE MB90357TE MB90F357TE
			V_{CC} = 5.0 V, Internal frequency: 8 kHz, During operating clock supervisor, At sub clock operation T_A = +25°C	_	150	300	μA	MB90356TE MB90F356TE MB90357TE MB90F357TE
			V_{CC} = 5.0 V, Internal CR oscillation/ 4 division, At sub clock operation T_A = +25°C	_	150	300	μΑ	MB90356TES MB90F356TES MB90357TES MB90F357TES

(T_A = -40°C to +125°C, V_{CC} = 5.0 V \pm 10%, f_{CP} \leq 24 MHz, V_{SS} = AV_{SS} = 0 V)




$(T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C, V_{CC} = 5.0 \text{ V} \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{SS} = \text{AV}_{SS} = 0 \text{ V}_{SS} = 10\%$								
Parameter	Symbol	Pin	Value			Unit	Remarks	
Faldilleter			Min	Тур	Мах	Unit	Remarks	
Internal operating clock fre-	f _{CP}	_	1.5	—	24	MHz	When using main clock	
quency (machine clock)	f _{CPL}	_	_	8.192	50	kHz	When using sub clock	
Internal operating clock cy-	t _{CP}	_	41.67	—	666	ns	When using main clock	
cle time (machine clock)	t _{CPL}	_	20	122.1	_	μS	When using sub clock	

*: The limitation is in the range of the clock frequency when PLL is used. Use within the range in graph of ". PLL guaranteed operation range External clock frequency and internal operation clock frequency".





MASK ROM device



About the error

Values of relative errors grow larger, as $|{\rm AVRH}-{\rm AV}_{\rm SS}|$ becomes smaller.



13.6 Definition of A/D Converter Terms

Resolution	: Analog variation that is recognized by an A/D converter.
Non linearity error	. Deviation between a line across zero-transition line ("00 0000 0000" $\leftarrow \rightarrow$ "00 0000 0001") and full-scale transition line ("11 1111 1110" $\leftarrow \rightarrow$ "11 1111 1111") and actual conversion characteristics.
Differential linearity error	: Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal value.
Total error	: Difference between an actual value and a theoretical value. A total error includes zero transition error, full-scale transition error, and linear error.

