

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Obsolete
Core Processor	F ² MC-16LX
Core Size	16-Bit
Speed	24MHz
Connectivity	CANbus, EBI/EMI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, WDT
Number of I/O	51
Program Memory Size	128KB (128K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	A/D 15x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90352espmc-gs-191e1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



- 8/16-bit PPG timer : 8-bit ∞ 10 channels or 16-bit × 6 channels
- 16-bit reload timer : 2 channels (only Evaluation products has 4 channels)
- 16- bit input/output timer - 16-bit free-run timer : 2 channels (FRT0 : ICU0/1, FRT1 : ICU4/5/6/7, OCU4/5/6/7)
 - 16- bit input capture: (ICU) : 6 channels
 - 16-bit output compare : (OCU) : 4 channels

FULL-CAN interface: 1 channel

- Compliant with CAN standard Version2.0 Part A and Part B
- 16 message buffers are built-in
- CAN wake-up function

LIN-UART: 2 channels

- Equipped with full-duplex double buffer
- Clock-asynchronous or clock-synchronous serial transmission is available.

I²C interface: 1 channel

Up to 400 kbps transfer rate

DTP/External interrupt: 8 channels, CAN wakeup: 1 channel

Module for activation of extended intelligent I/O service (EI²OS), DMA, and generation of external interrupt by external input.

Delay interrupt generator module

Generates interrupt request for task switching.

8/10-bit A/D converter: 15 channels

- Resolution is selectable between 8-bit and 10-bit.
- Activation by external trigger input is allowed.
- Conversion time : 3 µs (at 24 MHz machine clock, including sampling time)

Address matching detection (Program patch) function

■ Address matching detection for 6 address pointers.

Capable of changing input voltage level for port

- Automotive/CMOS-Schmitt (initial level is Automotive in single chip mode)
- TTL level (corresponds to external bus pins only, initial level of these pins is TTL in external bus mode)

Low voltage/CPU operation detection reset (devices with T-suffix)

- \blacksquare Detects low voltage (4.0 V \pm 0.3 V) and resets automatically
- Resets automatically when program is runaway and counter is not cleared within interval time (approx. 262 ms : external 4 MHz)

Dual operation Flash memory (only devices 128 Kbytes Flash memory)

Erase/write and read can be executed in the different bank (Upper Bank/Lower Bank) at the same time.

Supported $T_A = + 125^{\circ}C$

The maximum operating frequency is 24 MHz* : (at $T_{\text{A}}=+125^{\circ}\text{C})$.

Flash security function

 Protects the content of Flash memory (MB90F352x, MB90F357x only)

External bus interface

- 4 Mbytes external memory space MB90F351E(S), MB90F351TE(S), MB90F352E(S), MB90F352TE(S) : External bus Interface can not be used in internal vector mode. It can be used only in external vector mode.
- * : If used exceeding $T_A = +105 \text{ °C}$, be sure to contact Cypress for reliability limitations.



Part Number Parameter	MB90351E MB90352E	MB90351TE MB90352TE	MB90351ES MB90352ES	MB90351TES MB90352TES	MB90V340E-1 01	MB90V340E-1 02		
16 bit output		4 cha	annels		8 cha	annels		
compare	Signals an interru A pair of compare	pt when 16-bit free registers can be u	-run Timer matches sed to generate an	output compare re output signal.	egisters.			
16 bit input capture		6 cha	annels		8 cha	annels		
ro-bit input capture	Retains 16-bit free	e-run timer value by	y (rising edge, fallin	g edge, or the both	i edges), signals ar	n interrupt.		
8/16-bit programmable pulse gen-	8. 8-	6 channels (16-bit) 8-bit reload c -bit reload registers -bit reload registers	8 channels (16-bit)/ 16 channels (8-bit) 8-bit reload counters × 16 8-bit reload registers for L pulse width × 16 8-bit reload registers for H pulse width × 16					
erator	Supports 8-bit and 16-bit operation modes. A pair of 8-bit reload counters can be configured as one 16-bit reload counter or as 8-bit prescaler + 8-bit reload counter. Operation clock frequency : fsys, fsys/2 ¹ , fsys/2 ² , fsys/2 ³ , fsys/2 ⁴ or 128 μ s@fosc = 4 MHz (fsys = Machine clock frequency, fosc = Oscillation clock frequency)							
		1 cha	3 cha	annels				
CAN interface	CAN interface CA							
		8 cha	annels		16 ch	annels		
External interrupt	Can be used risin extended intellige	g edge, falling edge nt I/O services (El ²	e, starting up by "H' OS) and DMA.	'/"L" level input, ext	ernal interrupt,			
D/A converter		-	_		2 cha	annels		
I/O ports	Virtually all external pins can be used as general purpose I/O port. All push-pull outputs Bit-wise settable as input/output or peripheral signal Settable as CMOS schmitt trigger/ automotive inputs TTL input level settable for external bus (only for external bus pin)							
Flash memory			-	-				
Corresponding evaluation name	MB90V3	40E-102	MB90V3	40E-101	-	_		

*: It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the Emulator hardware manual about details.



MASK ROM products/Evaluation products

Part Number Parameter	MB90356E MB90357E	MB90356TE MB90357TE	MB90356ES MB90357ES	MB90356TES MB90357TES	MB90V340E-1 03	MB90V340E-1 04				
CPU		F ² MC-16LX CPU								
System clock	On-chip PLL clock Minimum instruction	On-chip PLL clock multiplier (×1, ×2, ×3, ×4, ×6, 1/2 when PLL stops) Minimum instruction execution time : 42 ns (oscillation clock 4 MHz, PLL × 6)								
ROM	MASK ROM 64 Kbytes :MI 128 Kbytes :MI	B90356E(S), MB90 B90357E(S), MB90	356TE(S) 357TE(S)		Exte	ernal				
RAM		4 Kb	oytes		30 K	bytes				
Emulator-specific power supply*		-	-		Y	es				
Sub clock pin (X0A, X1A)	Ye	es	N	0	No	Yes				
Clock supervisor			Ye	es						
Low voltage/CPU operation detection reset	No	Yes	No	Yes	N	lo				
Operating voltage range	3.5 V to 5.5 V : at 4.0 V to 5.5 V : at 4.5 V to 5.5 V : at	normal operating (i using A/D converte using external bus	not using A/D conve er	erter)	5 V ±	: 10%				
Operating temperature range		–40°C to	o +125°C		-					
Package		LQF	P-64		PGA	-299				
		2 cha	nnels		5 cha	nnels				
LIN-UART	Wide range of bau Special synchrono LIN functionality w	ud rate settings usir ous options for adap vorking either as ma	ng a dedicated bau oting to different sy aster or slave LIN d	d rate generator (re nchronous serial pi evice	eload timer) rotocols					
I ² C (400 kbps)		1 cha	annel		2 cha	nnels				
		15 cha	annels		24 cha	annels				
A/D converter	10-bit or 8-bit reso Conversion time :	olution Min 3 μs includes s	sample time (per o	ne channel)						
16-bit reload timer (4 channels)	Operation clock free Supports External	equency : fsys/2 ¹ , f Event Count funct	sys/2 ³ , fsys/2 ⁵ (fsy ion.	/s = Machine clock	frequency)					
16-bit free-run timer (2 channels)	Free-run Timer 0 (Free-run Timer 1 (Signals an interrur	(clock input FRCK0 (clock input FRCK1	Free-run Timer 0 corresponds to ICU 0/1/2/3, OCU 0/1/2/3. Free-run Timer 1 corresponds to ICU 4/5/6/7, OCU 4/5/6/7.							
	Signals an interrupt when overflowing. Supports Timer Clear when a match with Output Compare (Channel 0, 4) . Operation clock frequency : fsys, fsys/2 ¹ , fsys/2 ² , fsys/2 ³ , fsys/2 ⁴ , fsys/2 ⁵ , fsys/2 ⁶ , fsys/2 ⁷ (fsys = Machine clock frequency)									



4. Pin Assignments

MB90351E (S), MB90351TE (S), MB90F351E (S), MB90F351TE (S), MB90352E (S), MB90352TE (S), MB90F352E (S), MB90F352TE (S), MB90356TE (S), MB90F356TE (S), MB90F356TE (S), MB90F357TE (S), MB90357TE (S), MB90F357TE (S)







7. Handling Devices

1. Preventing latch-up

CMOS IC may suffer latch-up under the following conditions :

- \blacksquare A voltage higher than V_{CC} or lower than V_{SS} is applied to an input or output pin.
- $\blacksquare A$ voltage higher than the rated voltage is applied between V_{CC} and V_{SS} pins.
- The AV_{CC} power supply is applied before the V_{CC} voltage.

Latch-up may increase the power supply current drastically, causing thermal damage to the device.

For the same reason, also be careful not to let the analog power-supply voltage (AV_{CC}, AVRH) exceed the digital power-supply voltage (V_{CC}).

2. Treatment of unused pins

Leaving unused input pins open may result in misbehavior or latch up and possible permanent damage of the device. Therefore they must be pulled up or pulled down through resistors. In this case those resistors should be more than 2 k Ω .

Unused I/O pins should be set to the output state and can be left open, or the input state with the above described connection.





Please ask each crystal maker to evaluate the oscillational characteristics of the crystal and this device.

Turning-on sequence of power supply to A/D converter and analog inputs 9.

Make sure to turn on the A/D converter power supply (AV_{CC}, AVRH) and analog inputs (AN0 to AN14) after turning-on the digital power supply (V_{CC}). Turn-off the digital power after turning off the A/D converter power

supply and analog inputs. In this case, make sure that the power supply voltage does not exceed the rated voltage of the A/D converter (turning on/of the analog and digital power supplies simultaneously is acceptable).

10. Connection of unused pins of A/D converter if A/D converter is not used

Connect unused pins of A/D converter to $AV_{CC} = V_{CC}$, $AV_{SS} = AVRH = V_{SS}$.

11. Notes on energization

To prevent the internal regulator circuit from malfunctioning, set the voltage rise time during energization at 50 μ s or more (0.2 V to 2.7 V).

12. Stabilization of power supply voltage

A sudden change in the supply voltage may cause the device to malfunction even within the V_{CC} supply voltage operating range. Therefore, the V_{CC} supply voltage should be stabilized. For reference, the supply voltage should be controlled so that V_{CC} ripple variations (peak- to-peak values) at commercial frequencies (50 MHz/ 60 MHz) fall below 10% of the standard V_{CC} supply voltage and the coefficient of fluctuation does not exceed 0.1 V/ms at instanta-

neous power switching.



9. Memory Map



Note : The high-order portion of bank 00 gives the image of the FF bank ROM to make the small model of the C compiler effective. Since the low-order 16 bits are the same, the table in ROM can be referenced without using the far specification in the pointer declaration.

For example, an attempt to access $00C000_{H}$ practically accesses the value at FFC000_H in ROM.

The ROM area in bank FF exceeds 32 Kbytes, and its entire image cannot be shown in bank 00.

The image between FF8000_H and FFFFF_H is visible in bank 00, while the image between FF0000_H and FF7FFF_H is visible only in bank FF.



Address	Register	Abbreviation	Access	Resource name	Initial value
000038 _H	PPG 4 Operation Mode Control Register	PPGC4	W, R/W		0X000XX1 _B
000039 _H	PPG 5 Operation Mode Control Register	PPGC5	W, R/W	16-bit Programmable Pulse Generator 4/5	0X000001 _B
00003A _H	PPG 4/5 Count Clock Select Register	PPG45	R/W		000000X0 _B
00003B _H	Address Detect Control Register 1	PACSR1	R/W	Address Match Detection 1	00000000 _B
00003C _H	PPG 6 Operation Mode Control Register	PPGC6	W, R/W		0X000XX1 _B
00003D _H	PPG 7 Operation Mode Control Register	PPGC7	W, R/W	16-bit Programmable Pulse Generator 6/7	0X000001 _B
00003E _H	PPG 6/7 Count Clock Select Register	PPG67	R/W		000000X0 _B
00003F _H		Reserved			
000040 _H	PPG 8 Operation Mode Control Register	PPGC8	W, R/W		0X000XX1 _B
000041 _H	PPG 9 Operation Mode Control Register	PPGC9	W, R/W	16-bit Programmable Pulse Generator 8/9	0X000001 _B
000042 _H	PPG 8/9 Count Clock Select Register	PPG89	R/W		000000X0 _B
000043 _H		Reserved			
000044 _H	PPG A Operation Mode Control Register	PPGCA	W, R/W		0X000XX1 _B
000045 _H	PPG B Operation Mode Control Register	PPGCB	W, R/W	16-bit Programmable Pulse Generator A/B	0X000001 _B
000046 _H	PPG A/B Count Clock Select Register	PPGAB	R/W		000000X0 _B
000047 _H					
000048 _H	PPG C Operation Mode Control Register	PPGCC	W,R/W		0X000XX1 _B
000049 _H	PPG D Operation Mode Control Register	PPGCD	W,R/W	16-bit Programmable Pulse Generator C/D	0X000001 _B
00004A _H	PPG C/D Count Clock Select Register	PPGCD	R/W		000000X0 _B
00004B _H		Reserved			
00004C _H	PPG E Operation Mode Control Register	PPGCE	W,R/W		0X000XX1 _B
00004D _H	PPG F Operation Mode Control Register	PPGCF	W,R/W	16-bit Programmable Pulse Generator E/F	0X000001 _B
00004E _H	PPG E/F Count Clock Select Register	PPGEF	R/W		000000X0 _B
00004F _H		Reserved			
000050 _H	Input Capture Control Status Register 0/1	ICS01	R/W	Input Capture 0/1	00000000 _B
000051 _H	Input Capture Edge Register 0/1	ICE01	R/W, R		XXX0X0XX _B
000052 _H , 000053 _H		Reserved			
000054 _H	Input Capture Control Status Register 4/5	ICS45	R/W	Input Capture 4/5	00000000 _B
000055 _H	Input Capture Edge Register 4/5	ICE45	R		XXXXXXXAB
000056 _H	Input Capture Control Status Register 6/7	ICS67	R/W	Input Capture 6/7	00000000 _B
000057 _H	Input Capture Edge Register 6/7	ICE67	R/W, R		XXX000XX _B



Address	Pagiatar	Abbroviation	A	Initial Value		
CAN1	Register	Appreviation	Access	illitiai value		
007D00 _H	Control status register	CSP	R/W, W	0XXXX0X1 _B		
007D01 _H		COR	R/W, R	00XXX000 _B		
007D02 _H	Last event indicator register	I EIR		000X0000 _B		
007D03 _H		LLIN	FN/ V V	XXXXXXXAB		
007D04 _H	Pocoivo/transmit orror countor	DIEC	D	00000000 _B		
007D05 _H		RIEG	N	00000000 _B		
007D06 _H	Pit timing register	PTD		11111111 _B		
007D07 _H		DIK	FX/ ¥ ¥	X1111111 _B		
007D08 _H	IDE register			XXXXXXXAB		
007D09 _H		IDER	FN/ V V	XXXXXXXAB		
007D0A _H	Transmit PTP register	тртрр		00000000 _B		
007D0B _H			FN/ V V	00000000 _B		
007D0C _H	Remote frame receive waiting			XXXXXXXAB		
007D0D _H	register		10,00	XXXXXXXAB		
007D0E _H	Transmit interrupt	TIER	R/M/	00000000 _B		
007D0F _H	enable register	HEIX	10,00	00000000 _B		
007D10 _H				XXXXXXX _B		
007D11 _H	Acceptance mask	AMSR	R/M/	XXXXXXXAB		
007D12 _H	select register		10,00	XXXXXXX _B		
007D13 _H				XXXXXXXAB		
007D14 _H				XXXXXXX _B		
007D15 _H	Accentance mask register 0			XXXXXXXAB		
007D16 _H			10,00	XXXXXXXAB		
007D17 _H				XXXXXXXAB		
007D18 _H				XXXXXXXAB		
007D19 _H	Accontance mask register 1			XXXXXXXAB		
007D1A _H			r./vv	XXXXXXXAB		
007D1B _H				XXXXXXXAB		



List of Message Buffers (ID Registers)								

Address	Pogistor	Abbroviation	معمومه	Initial Value		
CAN1	Register	Abbreviation	ALLESS			
007C00 _H				XXXXXXXX _B		
to 007C1Eu	General-purpose RAM	_	R/W	to XXXXXXX _P		
007C20u				*********		
007C21 _H				XXXXXXXAB		
007C22 _H	ID register 0	IDR0	R/W	XXXXXXX		
007C23 _H				XXXXXXXAB		
007C24 _H				XXXXXXX		
007C25 _H				XXXXXXXXB		
007C26 _H	ID register 1	IDR1	R/W	XXXXXXX		
007C27 _H				XXXXXXXB		
007C28 _H				XXXXXXX		
007C29 _H		1000	544	XXXXXXXAB		
007C2A _H	ID register 2	IDR2	R/W	XXXXXXXX		
007C2B _H				XXXXXXXXB		
007C2C _H				XXXXXXXAB		
007C2D _H	ID register 3	IDR3	DAA	XXXXXXXXB		
007C2E _H			R/W	XXXXXXXAB		
007C2F _H				XXXXXXXAB		
007C30 _H				XXXXXXXAB		
007C31 _H	ID register 4			XXXXXXXAB		
007C32 _H		IDR4	N/W	XXXXXXXAB		
007C33 _H				XXXXXXXAB		
007C34 _H				XXXXXXXAB		
007C35 _H	ID register 5	IDR5	R/M	XXXXXXXAB		
007C36 _H		ibito		XXXXXXX _B		
007C37 _H				XXXXXXXAB		
007C38 _H				XXXXXXX _B		
007C39 _H	ID register 6	IDR6	RW	XXXXXXXX _B		
007C3A _H			1.7.4.4	XXXXXXX _B		
007C3B _H				XXXXXXXX _B		
007C3C _H				XXXXXXX _B		
007C3D _H	ID register 7	IDR7	R/W	XXXXXXXX _B		
007C3E _H				XXXXXXX _B		
007C3F _H				XXXXXXXAB		





Address	Pagistar	Abbroviation	Access	Initial Value		
CAN1	itegister	Abbreviation	Access			
007C80 _H	Data register 0			XXXXXXXXB		
to 007С87 _Н	(8 bytes)	R/W	to XXXXXXXX _B			
007C88 _H	Data register 1			XXXXXXXXAB		
to	(8 bytes)	DTR1	R/W	to		
007C8F _H				××××××××××××××××××××××××××××××××××××××		
to	Data register 2	DTR2	R/W	to		
007C97 _H	(8 bytes)			XXXXXXXXB		
007C98 _H	Data register 3			XXXXXXXXB		
to 007C9F⊔	(8 bytes)	DTR3	R/W	to XXXXXXXx⊳		
007CA0u				XXXXXXXX		
to	Data register 4	DTR4	R/W	to		
007CA7 _H	(0 5)(00)			XXXXXXXXAB		
007CA8 _H	Data register 5		D/M	XXXXXXXXAB		
007CAF _H	(8 bytes)	DING	10.00	XXXXXXXXX		
007СВ0 _Н	Data register 6			XXXXXXXXAB		
to	(8 bytes)	DTR6	R/W	to		
07CB/H				B		
to	Data register 7	DTR7	R/W	to		
007CBF _H	(8 bytes)			XXXXXXXX _B		
007CC0 _H	Data register 8			XXXXXXXXB		
to 107CC7 _H	(8 bytes)	DIR8	R/W	to XXXXXXXX _B		
07CC8 _н				XXXXXXXX		
to	Data register 9 (8 bytes)	DTR9	R/W	to		
07CCF _H	()			XXXXXXXXB		
to	Data register 10	DTR10	R/W	to		
007CD7 _H	(8 bytes)	2		XXXXXXXXX		
07CD8 _H	Data register 11			XXXXXXXXB		
to 07CDE	(8 bytes)	DTR11	R/W	to XXXXXXXX-		
to	Data register 12	DTR12	R/W	to		
007CE7 _H	(o bytes)			XXXXXXXXAB		
007CE8 _H	Data register 13		DAA	XXXXXXXXB		
о 007CEF _н	(8 bytes)	DIRI3	K/W			



12. Interrupt Factors, Interrupt Vectors, Interrupt Control Register

Interrupt cause	El ² OS	DMA ch	Interru	pt vector	Interrupt control register	
	corresponding	number	Number	Address	Number	Address
Reset	N	_	#08	FFFFDC _H	—	_
INT9 instruction	N	-	#09	FFFFD8 _H	—	-
Exception	N	-	#10	FFFFD4 _H	—	-
Reserved	N	-	#11	FFFFD0 _H		000000
Reserved	N	_	#12	FFFFCC _H	ICKUU	0000В0 _Н
CAN 1 RX / Input Capture 6	Y1	_	#13	FFFFC8 _H		000081
CAN 1 TX/NS / Input Capture 7	Y1	-	#14	FFFFC4 _H	ICRUI	UUUUB I _H
I ² C	N	-	#15	FFFFC0 _H		000002
Reserved	N	_	#16	FFFFBC _H	ICRUZ	0000B2H
16-bit Reload Timer 0	Y1	0	#17	FFFFB8 _H		000082
16-bit Reload Timer 1	Y1	1	#18	FFFFB4 _H	ICRU3	0000B3H
16-bit Reload Timer 2	Y1	2	#19	FFFFB0 _H	ICB04	0000B4 _H
16-bit Reload Timer 3	Y1	_	#20	FFFFAC _H	ICK04	
PPG 4/5	N	_	#21	FFFFA8 _H		0000B5 _H
PPG 6/7	N	_	#22	FFFFA4 _H	ICRUD	
PPG 8/9/C/D	N	_	#23	FFFFA0 _H		0000B6 _H
PPG A/B/E/F	N	_	#24	FFFF9C _H	ICRU0	
Timebase Timer	N	_	#25	FFFF98 _H		000007
External Interrupt 8 to 11	Y1	3	#26	FFFF94 _H	ICRU7	0000B7H
Watch Timer	N	_	#27	FFFF90 _H		000089
External Interrupt 12 to 15	Y1	4	#28	FFFF8C _H	ICRUO	UUUUBOH
A/D Converter	Y1	5	#29	FFFF88 _H		
Free-run Timer 0 / free-run Timer 1	Ν	-	#30	FFFF84 _H	ICR09	0000B9 _H
Input Capture 4/5	Y1	6	#31	FFFF80 _H		
Output Compare 4/5	Y1	7	#32	FFFF7C _H	ICKIU	UUUUBAH
Input Capture 0/1	Y1	8	#33	FFFF78 _H		000088.
Output Compare 6/7	Y1	9	#34	FFFF74 _H		оооррн
Reserved	N	10	#35	FFFF70 _H		000080
Reserved	N	11	#36	FFFF6C _H		0000BCH
UART 3 RX	Y2	12	#37	FFFF68 _H		000080
UART 3 TX	Y1	13	#38	FFFF64 _H	101(13	0000RD ^H



13.2 Recommended Operating Conditions

 $(V_{SS} = AV_{SS} = 0 V)$

Paramotor	Symbol	Value			Unit	Pomarke
Farameter	Symbol	Min	Тур	Max	Unit	Reliaiks
		4.0	5.0	5.5	V	Under normal operation
Power supply voltage	V _{CC} , AV _{CC}	3.5	5.0	5.5	V	Under normal operation, when not using the A/D con- verter and not Flash programming.
		4.5	5.0	5.5	V	When External bus is used.
		3.0	-	5.5	V	Maintains RAM data in stop mode
Smoothing capacitor	C _S	0.1	_	1.0	μF	Use a ceramic capacitor or comparable capacitor of the AC characteristics. Bypass capacitor at the V_{CC} pin should be greater than this capacitor.
Operating temperature	Τ _Α	-40	_	+125	°C	*

* : If used exceeding $T_A = +105^{\circ}C$, be sure to contact Cypress for reliability limitations.



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.



Doromotor	Parameter Sym- bol Pin Condition		Condition	Value			Unit	Domorko		
Parameter			Condition	Min	Тур	Мах	Unit	Remarks		
Output "L" voltage	V _{OL}	Normal outputs	$V_{CC} = 4.5 \text{ V},$ $I_{OL} = 4.0 \text{ mA}$	_	_	0.4	V			
Output "L" voltage	V _{OLI}	I ² C current outputs	$V_{CC} = 4.5 \text{ V},$ $I_{OL} = 3.0 \text{ mA}$	_	_	0.4	V			
Input leak current	Ι _{ΙL}		$V_{CC} = 5.5 \text{ V},$ $V_{SS} < V_{I} < V_{CC}$	- 1	_	+ 1	μΑ			
Pull-up resistance	R _{UP}	P00 to P07, P10 to P17, P20 to P25, P30 to P37, RST	_	25	50	100	kΩ			
Pull-down resistance	R _{DOWN}	MD2	_	25	50	100	kΩ	Except Flash memory devices		
Power supply current	I _{CC}				V _{CC} = 5.0 V, Internal frequency : 24 MHz, At normal operation.	_	48	60	mA	
			$V_{CC} = 5.0 V$, Internal frequency : 24 MHz, At writing Flash memory.	-	53	65	mA	Flash memory devices		
			$V_{CC} = 5.0 V$, Internal frequency : 24 MHz, At erasing Flash memory.	-	58	70	mA	Flash memory devices		
	I _{CCS}	V _{CC}	$V_{CC} = 5.0 V$, Internal frequency : 24 MHz, At Sleep mode.	Ι	25	35	mA			
	I _{CTS}		V _{CC} = 5.0 V, Internal frequency : 2 MHz,		0.3	0.8	mA	Devices without "T"-suffix		
			At Main Timer mode		0.4	1.0	mA	Devices with "T"-suffix		
	I _{CTSPLL}		$V_{CC} = 5.0 V$, Internal frequency : 24 MHz, At PLL Timer mode, external frequency = 4 MHz	_	4	7	mA			



13.4.8 Hold Timing

(T_A = -40°C to +105°C, V_{CC} = 5.0 V \pm 10 %, V_{SS} = 0.0 V, f_{CP} \leq 24 MHz)

Parameter	Symbol	Pin Condition		Va	Unito	
	Symbol	FIII	Condition	Min Max		
Pin floating $\rightarrow \overline{HAK} \downarrow time$	t _{XHAL}	HAK	_	30	t _{CP}	ns
$\overline{\mathrm{HAK}} \uparrow \mathrm{time} \to \mathrm{Pin} \ \mathrm{valid} \ \mathrm{time}$	t _{HAHV}	HAK		t _{CP}	2 t _{CP}	ns

Note : There is more than 1 machine cycle from when HRQ pin reads in until the \overline{HAK} is changed.









■ Bit setting: ESCR:SCES = 0, ECCR:SCDE = 1

(T_A = -40°C to +125°C, V_{CC} = 5.0 V \pm 10%, f_{CP} \leq 24 MHz, V_{SS} = 0 V)

Paramotor	Symbol	Bin	Condition	Va	Unit	
Falanielei	Symbol	FIII	Condition	Min	Max	onit
Serial clock cycle time	t _{SCYC}	SCK2, SCK3		5 t _{CP}	_	ns
$SCK \uparrow \to SOT$ delay time	t _{SHOVI}	SCK2, SCK3 SOT2, SOT3		-50	+50	ns
Valid SIN $ ightarrow$ SCK \downarrow	t _{IVSLI}	SCK2, SCK3 SIN2, SIN3	Internal clock operation output pins are	t _{CP} + 80	_	ns
$SCK \downarrow \to Valid \; SIN \; hold \; time$	t _{SLIXI}	SCK2, SCK3 SIN2, SIN3	CL = 80 pF + 1 TTL.	0	_	ns
$SOT \to SCK \downarrow delay \ time$	t _{SOVLI}	SCK2, SCK3 SOT2, SOT3		3 t _{CP} – 70	_	ns

Notes : $\bullet C_L$ is load capacity value of pins when testing.

 \bullet t_{CP} is internal operating clock cycle time (machine clock) . Refer to "Clock Timing".





Note : The rating of the input data set-up time in the device connected to the bus cannot be satisfied depending on the load capacitance or pull-up resistor.

Be sure to adjust the pull-up resistor of SDA and SCL if the rating of the input data set-up time cannot be satisfied.





13.5 A/D Converter

Devenenter	Cumhal	Dia	Value				Demender	
Parameter	Parameter Symbol		Min	Тур	Мах	Unit	Remarks	
Resolution	_	_	_	_	10	bit		
Total error	_	_	_	_	±3.0	LSB		
Nonlinearity error	_	_	_	_	±2.5	LSB		
Differential nonlinearity error	_	_	_	_	±1.9	LSB		
Zero reading voltage	V _{OT}	AN0 to AN14	AV _{SS} — 1.5×LSB	AV _{SS} + 0.5×LSB	AV _{SS} + 2.5×LSB	V		
Full scale reading voltage	V _{FST}	AN0 to AN14	AVRH — 3.5×LSB	AVRH — 1.5×LSB	AVRH + 0.5×LSB	V		
O			1.0		16500	μS	$4.5~\text{V} \le \text{AV}_{\text{CC}} \le 5.5~\text{V}$	
Compare ume	_	_	2.0				$4.0 \text{ V} \le \text{AV}_{\text{CC}} < 4.5 \text{ V}$	
Sampling time	—	_	0.5	_	~		$4.5~\text{V} \le \text{AV}_{\text{CC}} \le 5.5~\text{V}$	
			1.2	~	μδ	$4.0 \text{ V} \leq \text{AV}_{\text{CC}} < 4.5 \text{ V}$		
Analog port input current	I _{AIN}	AN0 to AN14	- 0.3	_	+ 0.3	μA		
Analog input voltage range	V _{AIN}	AN0 to AN14	AV _{SS}	_	AVRH	V		
Reference voltage range	_	AVRH	AV _{SS} + 2.7	_	AV _{CC}	V		
Power supply	I _A	AV _{CC}	_	3.5	7.5	mA		
current	I _{AH}	AV _{CC}	_	-	5	μΑ	*	
Reference voltage supply current	I _R	AVRH	_	600	900	μА		
	I _{RH}	AVRH	—	_	5	μΑ	*	
Offset between channels	_	AN0 to AN14	_	-	4	LSB		

 $(T_A = -40^{\circ}C \text{ to } +125^{\circ}C, 3.0 \text{ V} \le \text{AVRH}, \text{V}_{CC} = \text{AV}_{CC} = 5.0 \text{ V} \pm 10\%, \text{f}_{CP} \le 24 \text{ MHz}, \text{V}_{SS} = \text{AV}_{SS} = 0 \text{ V})$

* : If A/D converter is not operating, a current when CPU is stopped is applicable ($V_{CC} = AV_{CC} = AVRH = 5.0 V$).

Notes on A/D Converter Section

About the external impedance of the analog input and its sampling time

A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting

A/D conversion precision. Therefore to satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. Also if the sampling time cannot be sufficient, connect a capacitor of about 0.1 µF to the analog input pin.





13.7 Flash Memory Program/Erase Characteristics

Dual Operation Flash Memory

Paramotor	Conditions		Value		Unit	Remarks
Farameter		Min	Тур	Max		
Sector erase time (4 Kbytes sector)		_	0.2	0.5	s	Excludes programming prior to erasure
Sector erase time (16 Kbytes sector)	T _A = +25°C	_	0.5	7.5	s	Excludes programming prior to erasure
Chip erase time	$V_{CC} = 5.0 V$	_	4.6	_	s	Excludes programming prior to erasure
Word (16-bit width) programming time		_	64	3600	μS	Except for the overhead time of the system level
Program/Erase cycle	_	10000	_	_	cycle	



15. Major Changes

Page	Section	Change Results
_	_	The following names are changed. UART \rightarrow LIN-UART 16-bit I/O timer \rightarrow 16-bit free-run timer
26	Handling Devices	Added the section "13. Serial Communication".
51	Electrical Characteristics Absolute Maximum Ratings	Changed the maximum value of power consumption.
63	Electrical Characteristics AC Characteristics	Changed the "(4) Clock Output Timing". Changed the Minimum value of cycle time. $(41.76 \rightarrow 41.67)$
69 to 73		Changed the notation of "(9) LIN-UART".
78	A/D Converter	Changed the notation of "Zero reading voltage" and "full scale reading voltage".
85	Ordering Information	Changed the part number; MB90V340E-101 \rightarrow MB90V340E-101CR MB90V340E-102 \rightarrow MB90V340E-102CR MB90V340E-103 \rightarrow MB90V340E-103CR MB90V340E-104 \rightarrow MB90V340E-104CR

NOTE: Please see "Document History" about later revised information.

Document History

Document Title: MB90350E Series F ² MC-16LX 16-bit Microcontrollers Document Number: 002-04493						
Revision	ECN	Orig. of Change	Submission Date	Description of Change		
**	_	AKIH	10/12/2006	Migrated to Cypress and assigned document number 002-04993. No change to document contents or format.		
*A	5193077	AKIH	04/07/2016	Updated to Cypress template		