



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	F ² MC-16LX
Core Size	16-Bit
Speed	24MHz
Connectivity	CANbus, EBI/EMI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, WDT
Number of I/O	51
Program Memory Size	128KB (128K x 8)
Program Memory Type	Mask ROM
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	A/D 15x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90352espmc-gs-247e1

(Continued)

Part Number	MB90351E MB90352E	MB90351TE MB90352TE	MB90351ES MB90352ES	MB90351TES MB90352TES	MB90V340E-1 01	MB90V340E-1 02
Parameter						
16-bit output compare	4 channels				8 channels	
	Signals an interrupt when 16-bit free-run Timer matches output compare registers. A pair of compare registers can be used to generate an output signal.					
16-bit input capture	6 channels				8 channels	
	Retains 16-bit free-run timer value by (rising edge, falling edge, or the both edges), signals an interrupt.					
8/16-bit programmable pulse generator	6 channels (16-bit)/10 channels (8-bit) 8-bit reload counters × 12 8-bit reload registers for L pulse width×12 8-bit reload registers for H pulse width×12				8 channels (16-bit)/ 16 channels (8-bit) 8-bit reload counters × 16 8-bit reload registers for L pulse width × 16 8-bit reload registers for H pulse width × 16	
	Supports 8-bit and 16-bit operation modes. A pair of 8-bit reload counters can be configured as one 16-bit reload counter or as 8-bit prescaler + 8-bit reload counter. Operation clock frequency : fsys, fsys/2 ¹ , fsys/2 ² , fsys/2 ³ , fsys/2 ⁴ or 128 μs@fosc = 4 MHz (fsys = Machine clock frequency, fosc = Oscillation clock frequency)					
CAN interface	1 channel				3 channels	
	Compliant with CAN standard Version 2.0 Part A and Part B. Automatic re-transmission in case of error Automatic transmission responding to Remote Frame 16 prioritized message buffers for data and ID Supports multiple messages. Flexible configuration of acceptance filtering : Full bit compare/Full bit mask/Two partial bit masks Supports up to 1 Mbps.					
External interrupt	8 channels				16 channels	
	Can be used rising edge, falling edge, starting up by “H”/“L” level input, external interrupt, extended intelligent I/O services (EI ² OS) and DMA.					
D/A converter	—				2 channels	
I/O ports	Virtually all external pins can be used as general purpose I/O port. All push-pull outputs Bit-wise settable as input/output or peripheral signal Settable as CMOS schmitt trigger/ automotive inputs TTL input level settable for external bus (only for external bus pin)					
Flash memory	—					
Corresponding evaluation name	MB90V340E-102		MB90V340E-101		—	

* : It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used.
Please refer to the Emulator hardware manual about details.

(Continued)

Part Number Parameter	MB90356E MB90357E	MB90356TE MB90357TE	MB90356ES MB90357ES	MB90356TES MB90357TES	MB90V340E-1 03	MB90V340E-1 04
16-bit output compare	4 channels				8 channels	
	Signals an interrupt when 16-bit free-run Timer matches with output compare registers. A pair of compare registers can be used to generate an output signal.					
16-bit input capture	6 channels				8 channels	
	Retains 16-bit free-run timer value by (rising edge, falling edge or rising & falling edge), signals an interrupt.					
8/16-bit programmable pulse generator	6 channels (16-bit)/10 channels (8-bit) 8-bit reload counters×12 8-bit reload registers for L pulse width × 12 8-bit reload registers for H pulse width × 12				8 channels (16-bit)/ 16 channels (8-bit) 8-bit reload counters×16 8-bit reload registers for L pulse width×16 8-bit reload registers for H pulse width×16	
	Supports 8-bit and 16-bit operation modes. A pair of 8-bit reload counters can be configured as one 16-bit reload counter or as 8-bit prescaler + 8-bit reload counter. Operation clock frequency : fsys, fsys/2 ¹ , fsys/2 ² , fsys/2 ³ , fsys/2 ⁴ or 128 μs@fosc = 4 MHz (fsys = Machine clock frequency, fosc = Oscillation clock frequency)					
CAN interface	1 channel				3 channels	
	Conforms to CAN Specification Version 2.0 Part A and B. Automatic re-transmission in case of error Automatic transmission responding to Remote Frame Prioritized 16 message buffers for data and ID Supports multiple messages. Flexible configuration of acceptance filtering : Full bit compare/Full bit mask/Two partial bit masks Supports up to 1 Mbps.					
External interrupt	8 channels				16 channels	
	Can be used rising edge, falling edge, starting up by H/L level input, external interrupt, extended intelligent I/O services (EI ² OS) and DMA.					
D/A converter	—				2 channels	
I/O ports	Virtually all external pins can be used as general purpose I/O port. All push-pull outputs Bit-wise settable as input/output or peripheral module signal Settable as CMOS schmitt trigger/ automotive inputs TTL input level settable for external bus (only for external bus pin)					
Flash memory	—					
Corresponding EVA name	MB90V340E-104		MB90V340E-103		—	






* : It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used.
Please refer to the Emulator hardware manual about details.

(Continued)




Pin No.	Pin name	I/O Circuit type*	Function
61	P37	G	General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the CLK output disabled.
	CLK		CLK output pin. This function is enabled when both the external bus and CLK output are enabled.
	OUT7		Wave form output pin for output compare OCU7
62, 63	P60, P61	I	General purpose I/O ports
	AN0, AN1		Analog input pins for A/D converter
64	AV _{CC}	K	V _{CC} power input pin for analog circuits
2	AVRH	L	Reference voltage input for the A/D converter. This power supply must be turned on or off while a voltage higher than or equal to AVRH is applied to AV _{CC} .
1	AV _{SS}	K	V _{SS} power input pin for analog circuits
22, 23	MD1, MD0	C	Input pins for specifying the operating mode
21	MD2	D	Input pin for specifying the operating mode
49	V _{CC}	—	Power (3.5 V to 5.5 V) input pin
18, 48	V _{SS}	—	Power (0 V) input pins
50	C	K	This is the power supply stabilization capacitor pin. It should be connected to a higher than or equal to 0.1 μ F ceramic capacitor.

 * : For the I/O circuit type, refer to “[I/O Circuit Type](#)”.

6. I/O Circuit Type

Type	Circuit	Remarks
A		Oscillation circuit High-speed oscillation feedback resistor = approx. 1 M Ω
B		Oscillation circuit Low-speed oscillation feedback resistor = approx. 10 M Ω
C		■ MASK ROM device CMOS hysteresis input pin ■ Flash memory device CMOS input pin
D		■ MASK ROM device CMOS hysteresis input pin Pull-down resistor value: approx. 50 k Ω ■ Flash memory device CMOS input pin No Pull-down
E		CMOS hysteresis input pin Pull-up resistor value: approx. 50 k Ω


(Continued)

Type	Circuit	Remarks
F		■ CMOS level output ($I_{OL} = 4 \text{ mA}$, $I_{OH} = -4 \text{ mA}$) ■ CMOS hysteresis inputs (With input shutdown function when is standby) ■ Automotive input (With the standby-time input shutdown function)
G		■ CMOS level output ($I_{OL} = 4 \text{ mA}$, $I_{OH} = -4 \text{ mA}$) ■ CMOS hysteresis inputs (With the standby-time input shutdown function) ■ Automotive input (With the standby-time input shutdown function) ■ TTL input (With the standby-time input shutdown function) ■ Programmable pull-up resistor: approx. $50 \text{ k}\Omega$
H		■ CMOS level output ($I_{OL} = 3 \text{ mA}$, $I_{OH} = -3 \text{ mA}$) ■ CMOS hysteresis inputs (With the standby-time input shutdown function) ■ Automotive input (With the standby-time input shutdown function)


(Continued)

8. Block Diagrams

■ MB90V340E-101/102



■ MB90V340E-103/104



Address	Register	Abbrevia- tion	Access	Resource name	Initial value
007924 _H to 007927 _H	Reserved				
007928 _H	Input Capture Register 4	IPCP4	R	Input Capture 4/5	XXXXXXXX _B
007929 _H	Input Capture Register 4	IPCP4	R		XXXXXXXX _B
00792A _H	Input Capture Register 5	IPCP5	R		XXXXXXXX _B
00792B _H	Input Capture Register 5	IPCP5	R		XXXXXXXX _B
00792C _H	Input Capture Register 6	IPCP6	R	Input Capture 6/7	XXXXXXXX _B
00792D _H	Input Capture Register 6	IPCP6	R		XXXXXXXX _B
00792E _H	Input Capture Register 7	IPCP7	R		XXXXXXXX _B
00792F _H	Input Capture Register 7	IPCP7	R		XXXXXXXX _B
007930 _H to 007937 _H	Reserved				
007938 _H	Output Compare Register 4	OCCP4	R/W	Output Compare 4/5	XXXXXXXX _B
007939 _H	Output Compare Register 4	OCCP4	R/W		XXXXXXXX _B
00793A _H	Output Compare Register 5	OCCP5	R/W		XXXXXXXX _B
00793B _H	Output Compare Register 5	OCCP5	R/W		XXXXXXXX _B
00793C _H	Output Compare Register 6	OCCP6	R/W	Output Compare 6/7	XXXXXXXX _B
00793D _H	Output Compare Register 6	OCCP6	R/W		XXXXXXXX _B
00793E _H	Output Compare Register 7	OCCP7	R/W		XXXXXXXX _B
00793F _H	Output Compare Register 7	OCCP7	R/W		XXXXXXXX _B
007940 _H	Timer Data Register 0	TCDT0	R/W	Free-run Timer 0	00000000 _B
007941 _H	Timer Data Register 0	TCDT0	R/W		00000000 _B
007942 _H	Timer Control Status Register 0	TCCSL0	R/W		00000000 _B
007943 _H	Timer Control Status Register 0	TCCSH0	R/W		0XXXXXXXX _B
007944 _H	Timer Data Register 1	TCDT1	R/W	Free-run Timer 1	00000000 _B
007945 _H	Timer Data Register 1	TCDT1	R/W		00000000 _B
007946 _H	Timer Control Status Register 1	TCCSL1	R/W		00000000 _B
007947 _H	Timer Control Status Register 1	TCCSH1	R/W		0XXXXXXXX _B
007948 _H	Timer Register 0/Reload Register 0	TMR0/TMRL R0	R/W	16-bit Reload Timer 0	XXXXXXXX _B
007949 _H			R/W		XXXXXXXX _B
00794A _H	Timer Register 1/Reload Register 1	TMR1/TMRL R1	R/W	16-bit Reload Timer 1	XXXXXXXX _B
00794B _H			R/W		XXXXXXXX _B
00794C _H	Timer Register 2/Reload Register 2	TMR2/TMRL R2	R/W	16-bit Reload Timer 2	XXXXXXXX _B
00794D _H			R/W		XXXXXXXX _B
00794E _H	Timer Register 3/Reload Register 3	TMR3/TMRL R3	R/W	16-bit Reload Timer 3	XXXXXXXX _B
00794F _H			R/W		XXXXXXXX _B

(Continued)

Address	Register	Abbreviation	Access	Initial Value
CAN1				
007C80 _H to 007C87 _H	Data register 0 (8 bytes)	DTR0	R/W	XXXXXXXX _B to XXXXXXXX _B
007C88 _H to 007C8F _H	Data register 1 (8 bytes)	DTR1	R/W	XXXXXXXX _B to XXXXXXXX _B
007C90 _H to 007C97 _H	Data register 2 (8 bytes)	DTR2	R/W	XXXXXXXX _B to XXXXXXXX _B
007C98 _H to 007C9F _H	Data register 3 (8 bytes)	DTR3	R/W	XXXXXXXX _B to XXXXXXXX _B
007CA0 _H to 007CA7 _H	Data register 4 (8 bytes)	DTR4	R/W	XXXXXXXX _B to XXXXXXXX _B
007CA8 _H to 007CAF _H	Data register 5 (8 bytes)	DTR5	R/W	XXXXXXXX _B to XXXXXXXX _B
007CB0 _H to 007CB7 _H	Data register 6 (8 bytes)	DTR6	R/W	XXXXXXXX _B to XXXXXXXX _B
007CB8 _H to 007CBF _H	Data register 7 (8 bytes)	DTR7	R/W	XXXXXXXX _B to XXXXXXXX _B
007CC0 _H to 007CC7 _H	Data register 8 (8 bytes)	DTR8	R/W	XXXXXXXX _B to XXXXXXXX _B
007CC8 _H to 007CCF _H	Data register 9 (8 bytes)	DTR9	R/W	XXXXXXXX _B to XXXXXXXX _B
007CD0 _H to 007CD7 _H	Data register 10 (8 bytes)	DTR10	R/W	XXXXXXXX _B to XXXXXXXX _B
007CD8 _H to 007CDF _H	Data register 11 (8 bytes)	DTR11	R/W	XXXXXXXX _B to XXXXXXXX _B
007CE0 _H to 007CE7 _H	Data register 12 (8 bytes)	DTR12	R/W	XXXXXXXX _B to XXXXXXXX _B
007CE8 _H to 007CEF _H	Data register 13 (8 bytes)	DTR13	R/W	XXXXXXXX _B to XXXXXXXX _B

(Continued)

$(T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}, V_{CC} = 5.0\text{ V} \pm 10\%, f_{CP} \leq 24\text{ MHz}, V_{SS} = AV_{SS} = 0\text{ V})$

Parameter	Sym- bol	Pin	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Output “L” voltage	V _{OL}	Normal outputs	V _{CC} = 4.5 V, I _{OL} = 4.0 mA	—	—	0.4	V	
Output “L” voltage	V _{OLi}	I ² C current outputs	V _{CC} = 4.5 V, I _{OL} = 3.0 mA	—	—	0.4	V	
Input leak current	I _{IL}	—	V _{CC} = 5.5 V, V _{SS} < V _I < V _{CC}	– 1	—	+ 1	μA	
Pull-up resistance	R _{UP}	P00 to P07, P10 to P17, P20 to P25, P30 to P37, RST	—	25	50	100	kΩ	
Pull-down resistance	R _{DOWN}	MD2	—	25	50	100	kΩ	Except Flash memory devices
Power supply current	I _{CC}	V _{CC}	V _{CC} = 5.0 V, Internal frequency : 24 MHz, At normal operation.	—	48	60	mA	
			V _{CC} = 5.0 V, Internal frequency : 24 MHz, At writing Flash memory.	—	53	65	mA	Flash memory devices
			V _{CC} = 5.0 V, Internal frequency : 24 MHz, At erasing Flash memory.	—	58	70	mA	Flash memory devices
	I _{CCS}		V _{CC} = 5.0 V, Internal frequency : 24 MHz, At Sleep mode.	—	25	35	mA	
	I _{CTS}		V _{CC} = 5.0 V, Internal frequency : 2 MHz, At Main Timer mode	—	0.3	0.8	mA	Devices without “T”-suffix
				—	0.4	1.0	mA	Devices with “T”-suffix
I _{CTSPLL6}	V _{CC} = 5.0 V, Internal frequency : 24 MHz, At PLL Timer mode, external frequency = 4 MHz	—	4	7	mA			

(Continued)

($T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $V_{CC} = 5.0\text{ V} \pm 10\%$, $f_{CP} \leq 24\text{ MHz}$, $V_{SS} = AV_{SS} = 0\text{ V}$)

Parameter	Sym- bol	Pin	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Power supply current	I_{CCL}	V_{CC}	$V_{CC} = 5.0\text{ V}$, Internal frequency: 8 kHz, During stopping clock supervisor, At sub clock operation $T_A = +25^{\circ}\text{C}$	—	70	140	μA	MB90351E MB90F351E MB90352E MB90F352E MB90356E MB90F356E MB90357E MB90F357E
			$V_{CC} = 5.0\text{ V}$, Internal frequency: 8 kHz, During operating clock supervisor, At sub clock operation $T_A = +25^{\circ}\text{C}$	—	100	200	μA	MB90356E MB90F356E MB90357E MB90F357E
			$V_{CC} = 5.0\text{ V}$, Internal CR oscillation/ 4 division, At sub clock operation $T_A = +25^{\circ}\text{C}$	—	100	200	μA	MB90356ES MB90F356ES MB90357ES MB90F357ES
			$V_{CC} = 5.0\text{ V}$, Internal frequency: 8 kHz, During stopping clock supervisor, At sub clock operation $T_A = +25^{\circ}\text{C}$	—	120	240	μA	MB90351TE MB90F351TE MB90352TE MB90F352TE MB90356TE MB90F356TE MB90357TE MB90F357TE
			$V_{CC} = 5.0\text{ V}$, Internal frequency: 8 kHz, During operating clock supervisor, At sub clock operation $T_A = +25^{\circ}\text{C}$	—	150	300	μA	MB90356TE MB90F356TE MB90357TE MB90F357TE
			$V_{CC} = 5.0\text{ V}$, Internal CR oscillation/ 4 division, At sub clock operation $T_A = +25^{\circ}\text{C}$	—	150	300	μA	MB90356TES MB90F356TES MB90357TES MB90F357TES

(Continued)

($T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $V_{CC} = 5.0\text{ V} \pm 10\%$, $f_{CP} \leq 24\text{ MHz}$, $V_{SS} = AV_{SS} = 0\text{ V}$)

Parameter	Sym- bol	Pin	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Power supply current	I_{CCLS}	V_{CC}	$V_{CC} = 5.0\text{ V}$, Internal frequency: 8 kHz, During stopping clock supervisor, At sub sleep $T_A = +25^{\circ}\text{C}$	—	20	50	μA	MB90351E MB90F351E MB90352E MB90F352E MB90356E MB90F356E MB90357E MB90F357E
			$V_{CC} = 5.0\text{ V}$, Internal frequency: 8 kHz, During operating clock supervisor, At sub sleep $T_A = +25^{\circ}\text{C}$	—	60	200	μA	MB90356E MB90F356E MB90357E MB90F357E
			$V_{CC} = 5.0\text{ V}$, Internal CR oscillation/ 4 division, At sub sleep $T_A = +25^{\circ}\text{C}$	—	60	200	μA	MB90356ES MB90F356ES MB90357ES MB90F357ES
			$V_{CC} = 5.0\text{ V}$, Internal frequency: 8 kHz, At sub sleep $T_A = +25^{\circ}\text{C}$	—	70	150	μA	MB90351TE MB90F351TE MB90352TE MB90F352TE MB90356TE MB90F356TE MB90357TE MB90F357TE
			$V_{CC} = 5.0\text{ V}$, Internal frequency: 8 kHz, During operating clock supervisor, At sub sleep $T_A = +25^{\circ}\text{C}$	—	110	300	μA	MB90356TE MB90F356TE MB90357TE MB90F357TE
			$V_{CC} = 5.0\text{ V}$, Internal CR oscillation/ 4 division, At sub sleep $T_A = +25^{\circ}\text{C}$	—	110	300	μA	MB90356TES MB90F356TES MB90357TES MB90F357TES


(Continued)

13.4.7 Ready Input Timing

($T_A = -40^{\circ}\text{C}$ to $+105^{\circ}\text{C}$, $V_{CC} = 5.0\text{ V} \pm 10\%$, $V_{SS} = 0.0\text{ V}$, $f_{CP} \leq 24\text{ MHz}$)

Parameter	Symbol	Pin	Condition	Value		Units	Remarks
				Min	Max		
RDY set-up time	t_{RYHS}	RDY	—	45	—	ns	$f_{CP} = 16\text{ MHz}$
				32	—	ns	$f_{CP} = 24\text{ MHz}$
RDY hold time	t_{RYHH}	RDY		0	—	ns	

Note : If the RDY set-up time is insufficient, use the auto-ready function.



13.4.9 LIN-UART2/3


■ Bit setting: ESCR:SCES = 0, ECCR:SCDE = 0


($T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $V_{CC} = 5.0\text{ V} \pm 10\%$, $f_{CP} \leq 24\text{ MHz}$, $V_{SS} = 0\text{ V}$)

Parameter	Symbol	Pin	Condition	Value		Unit
				Min	Max	
Serial clock cycle time	t_{SCYC}	SCK2, SCK3	Internal shift clock mode output pins are $CL = 80\text{ pF} + 1\text{ TTL}$.	$5 t_{CP}$	—	ns
SCK $\downarrow \rightarrow$ SOT delay time	t_{SLOVI}	SCK2, SCK3 SOT2, SOT3		-50	+50	ns
Valid SIN $\rightarrow$ SCK $\uparrow$	t_{IVSHI}	SCK2, SCK3 SIN2, SIN3		$t_{CP} + 80$	—	ns
SCK $\uparrow \rightarrow$ Valid SIN hold time	t_{SHIXI}	SCK2, SCK3 SIN2, SIN3		0	—	ns
Serial clock "L" pulse width	t_{SHSL}	SCK2, SCK3	External shift clock mode output pins are $CL = 80\text{ pF} + 1\text{ TTL}$.	$3 t_{CP} - t_R$	—	ns
Serial clock "H" pulse width	t_{SLSH}	SCK2, SCK3		$t_{CP} + 10$	—	ns
SCK $\downarrow \rightarrow$ SOT delay time	t_{SLOVE}	SCK2, SCK3 SOT2, SOT3		—	$2 t_{CP} + 60$	ns
Valid SIN $\rightarrow$ SCK $\uparrow$	t_{IVSHE}	SCK2, SCK3 SIN2, SIN3		30	—	ns
SCK $\uparrow \rightarrow$ Valid SIN hold time	t_{SHIXE}	SCK2, SCK3 SIN2, SIN3		$t_{CP} + 30$	—	ns
SCK fall time	t_F	SCK2, SCK3		—	10	ns
SCK rise time	t_R	SCK2, SCK3		—	10	ns

- Notes :
- AC characteristic in CLK synchronized mode.
 - C_L is load capacity value of pins when testing.
 - t_{CP} is internal operating clock cycle time (machine clock) . Refer to "Clock Timing".

" Internal Shift Clock Mode



•External Shift Clock Mode



■ Bit setting: ESCR:SCES = 1, ECCR:SCDE = 0

($T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, $V_{CC} = 5.0\text{ V} \pm 10\%$, $f_{CP} \leq 24\text{ MHz}$, $V_{SS} = 0\text{ V}$)

Parameter	Symbol	Pin	Condition	Value		Unit
				Min	Max	
Serial clock cycle time	t_{SCYC}	SCK2, SCK3	Internal shift clock mode output pins are $CL = 80\text{ pF} + 1\text{ TTL}$.	$5 t_{CP}$	–	ns
SCK $\uparrow \rightarrow$ SOT delay time	t_{SHOVI}	SCK2, SCK3 SOT2, SOT3		–50	+50	ns
Valid SIN $\rightarrow$ SCK $\downarrow$	t_{IVSLI}	SCK2, SCK3 SIN2, SIN3		$t_{CP} + 80$	–	ns
SCK $\downarrow \rightarrow$ Valid SIN hold time	t_{SLIXI}	SCK2, SCK3 SIN2, SIN3		0	–	ns
Serial clock “H” pulse width	t_{SHSL}	SCK2, SCK3	External shift clock mode output pins are $CL = 80\text{ pF} + 1\text{ TTL}$.	$3 t_{CP} - t_R$	–	ns
Serial clock “L” pulse width	t_{SLSH}	SCK2, SCK3		$t_{CP} + 10$	–	ns
SCK $\uparrow \rightarrow$ SOT delay time	t_{SHOVE}	SCK2, SCK3 SOT2, SOT3		–	$2 t_{CP} + 60$	ns
Valid SIN $\rightarrow$ SCK $\downarrow$	t_{IVSLE}	SCK2, SCK3 SIN2, SIN3		30	–	ns
SCK $\downarrow \rightarrow$ Valid SIN hold time	t_{SLIXE}	SCK2, SCK3 SIN2, SIN3		$t_{CP} + 30$	–	ns
SCK fall time	t_F	SCK2, SCK3		–	10	ns
SCK rise time	t_R	SCK2, SCK3		–	10	ns

Notes : • C_L is load capacity value of pins when testing.

• t_{CP} is internal operating clock cycle time (machine clock) . Refer to “Clock Timing”.




■ Bit setting: ESCR:SCES = 1, ECCR:SCDE = 1


($T_A = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $V_{CC} = 5.0\text{ V} \pm 10\%$, $f_{CP} \leq 24\text{ MHz}$, $V_{SS} = 0\text{ V}$)

Parameter	Symbol	Pin	Condition	Value		Unit
				Min	Max	
Serial clock cycle time	t_{SCYC}	SCK2, SCK3	Internal clock operation output pins are $CL = 80\text{ pF} + 1\text{ TTL}$.	$5 t_{CP}$	—	ns
SCK $\downarrow \rightarrow$ SOT delay time	t_{SLOVI}	SCK2, SCK3 SOT2, SOT3		-50	+50	ns
Valid SIN $\rightarrow$ SCK $\uparrow$	t_{IVSHI}	SCK2, SCK3 SIN2, SIN3		$t_{CP} + 80$	—	ns
SCK $\uparrow \rightarrow$ Valid SIN hold time	t_{SHIXI}	SCK2, SCK3 SIN2, SIN3		0	—	ns
SOT $\rightarrow$ SCK $\uparrow$ delay time	t_{SOVHI}	SCK2, SCK3 SOT2, SOT3		$3 t_{CP} - 70$	—	ns

Notes : • C_L is load capacity value of pins when testing.

• t_{CP} is internal operating clock cycle time (machine clock) . Refer to "Clock Timing".





13.4.13 I²C Timing

($T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$, $V_{CC} = AV_{CC} = 5.0\text{ V} \pm 10\%$, $f_{CP} \leq 24\text{ MHz}$, $V_{SS} = AV_{SS} = 0\text{ V}$)

Parameter	Symbol	Condition	Standard-mode		Fast-mode*4		Unit
			Min	Max	Min	Max	
SCL clock frequency	f_{SCL}	$R = 1.7\text{ k}\Omega$, $C = 50\text{ pF}^{*1}$	0	100	0	400	kHz
Hold time for (repeated) START condition SDA $\downarrow \rightarrow$ SCL $\downarrow$	t_{HDSTA}		4.0	—	0.6	—	μs
"L" width of the SCL clock	t_{LOW}		4.7	—	1.3	—	μs
"H" width of the SCL clock	t_{HIGH}		4.0	—	0.6	—	μs
Set-up time for a repeated START condition SCL $\uparrow \rightarrow$ SDA $\downarrow$	t_{SUSTA}		4.7	—	0.6	—	μs
Data hold time SCL $\downarrow \rightarrow$ SDA $\downarrow \uparrow$	t_{HDDAT}		0	3.45^{*2}	0	0.9^{*3}	μs
Data set-up time SDA $\downarrow \uparrow \rightarrow$ SCL $\uparrow$	t_{SUDAT}		250^{*5}	—	100^{*5}	—	ns
Set-up time for STOP condition SCL $\uparrow \rightarrow$ SDA $\uparrow$	t_{SUSTO}		4.0	—	0.6	—	μs
Bus free time between STOP condition and START condition	t_{BUS}		4.7	—	1.3	—	μs

*1 : R,C : Pull-up resistor and load capacitor of the SCL and SDA lines.

*2 : The maximum t_{HDDAT} has to meet at least that the device does not exceed the "L" width (t_{LOW}) of the SCL signal.

*3 : A Fast-mode I²C -bus device can be used in a Standard-mode I²C-bus system, but the requirement $t_{SUDAT} \geq 250\text{ ns}$ must be met.



*4 : For use at over 100 kHz, set the machine clock to at least 6 MHz.

*5 : Refer to "• Note of SDA, SCL set-up time".

■ MASK ROM device

· Relation between External impedance and minimum sampling time


(MB90351E(S),MB90351TE(S),MB90352E(S),MB90352TE(S),MB90356E(S),
MB90356TE(S),MB90357E(S),MB90357TE(S),MB90V340E-101/102/103/104)



■ About the error

Values of relative errors grow larger, as $|AV_{RH} - AV_{SS}|$ becomes smaller.

(Continued)




13.7 Flash Memory Program/Erase Characteristics

■ Dual Operation Flash Memory

Parameter	Conditions	Value			Unit	Remarks
		Min	Typ	Max		
Sector erase time (4 Kbytes sector)	T _A = +25°C V _{CC} = 5.0 V	—	0.2	0.5	s	Excludes programming prior to erasure
Sector erase time (16 Kbytes sector)		—	0.5	7.5	s	Excludes programming prior to erasure
Chip erase time		—	4.6	—	s	Excludes programming prior to erasure
Word (16-bit width) programming time		—	64	3600	μs	Except for the overhead time of the system level
Program/Erase cycle	—	10000	—	—	cycle	

(Continued)

64-pin plastic LQFP  (FPT-64P-M24)	Lead pitch	0.50 mm
	Package width × package length	10.0 × 10.0 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.70 mm MAX
	Weight	0.32 g
	Code (Reference)	P-LFQFP64-10×10-0.50

