

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFl

Details	
Product Status	Obsolete
Core Processor	F <sup>2</sup> MC-16LX
Core Size	16-Bit
Speed	24MHz
Connectivity	CANbus, EBI/EMI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, WDT
Number of I/O	51
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	A/D 15x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90f351espmc1-gte1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## 1. Product Lineup1 (Without Clock supervisor function)

#### Flash memory products

Part Number	MB90F351E	MB90F351TE	MB90F351ES	MB90F351TES					
Parameter	MB90F352E	MB90F352TE	MB90F352ES	MB90F352TES					
Туре		Flash memo	ory products						
CPU		F <sup>2</sup> MC-16	SLX CPU						
System clock	Minimum instruction execut	cuit (× 1, × 2, × 3, × 4, × 6, 1/ tion time : 42 ns (oscillation of	clock 4 MHz, PLL $\times$ 6)						
ROM		tes Flash memory : MB90F351E(S), MB90F351TE(S) ytes Dual operation Flash memory (Erase/write and read can be operated at the same time) : 352E(S), MB90F352TE(S)							
RAM		4 Kbytes							
Emulator-specific power supply*		-	-						
Sub clock pin (X0A, X1A) (Max 100 kHz)	Y	es	Ν	0					
Clock supervisor		N	0						
Low voltage/CPU operation detection reset	No	Yes	No	Yes					
Operating voltage		perating (not using A/D conv ) converter/Flash programm ernal bus							
Operating temperature		-40°C to	o +125°C						
Package		LQF	P-64						
		2 cha	nnels						
LIN-UART	Special synchronous option	ttings using a dedicated bau ns for adapting to different sy ther as master or slave LIN o	•	er)					
I <sup>2</sup> C (400 kbps)		1 cha	annel						
		15 cha	annels						
A/D converter	•	includes sample time (per c	,						
16-bit reload timer (2 channels)	Operation clock frequency Supports External Event Co		ys = Machine clock frequenc	cy)					
	Free-run Timer 0 (clock inp Free-run Timer 1 (clock inp	Free-run Timer 0 (clock input FRCK0) corresponds to ICU0/1. Free-run Timer 1 (clock input FRCK1) corresponds to ICU4/5/6/7, OCU4/5/6/7.							
16-bit Free-run timer (2 channels) Signals an interrupt when overflowing. Supports Timer Clear when it matches Output Compare (ch.0, ch.4) . Operation clock frequency : fsys, fsys/2 <sup>1</sup> , fsys/2 <sup>2</sup> , fsys/2 <sup>3</sup> , fsys/2 <sup>4</sup> , fsys/2 <sup>5</sup> , fsys/2 <sup>6</sup> , fsys/2 <sup>7</sup> (fsys = Machine clock frequency)									
16-bit output		4 cha	nnels						
compare	0	6-bit free-run Timer matches can be used to generate an	s with output compare registent output signal.	ers.					



Part Number Parameter	MB90351E MB90352E	MB90351TE MB90352TE	MB90351ES MB90352ES	MB90351TES MB90352TES	MB90V340E-1 01	MB90V340E-1 02	
		4 cha	Innels		8 cha	annels	
16-bit output compare			-run Timer matches sed to generate an		registers.		
40 bit in a to a three		6 cha		8 cha	annels		
16-bit input capture	Retains 16-bit free	e-run timer value by	/ (rising edge, fallin	ig edge, or the both	edges), signals ar	n interrupt.	
8/16-bit programmable pulse gen- erator	8- 8-	6 channels (16-bit) 8-bit reload o bit reload registers bit reload registers	8 channels (16-bit)/ 16 channels (8-bit) 8-bit reload counters × 16 8-bit reload registers for L pulse width × 16 8-bit reload registers for H pulse width × 16				
	A pair of 8-bit relo 8-bit prescaler + 8 Operation clock fro	-bit reload counter equency : fsys, fsys	e configured as one	2 <sup>3</sup> , fsys/2 <sup>4</sup> or 128 μ			
		1 cha	3 channels				
CAN interface	Automatic re-trans Automatic transmi 16 prioritized mes Supports multiple Flexible configurat	smission in case of ssion responding t sage buffers for da messages. tion of acceptance /Full bit mask/Two	o Remote Frame ta and ID filtering :	art B.			
		8 cha	innels		16 ch	annels	
External interrupt	Can be used rising extended intelliger	g edge, falling edge nt I/O services (El <sup>2</sup>	e, starting up by "H OS) and DMA.	"/"L" level input, ext	ternal interrupt,		
D/A converter		-	_		2 cha	annels	
I/O ports	Virtually all external pins can be used as general purpose I/O port. All push-pull outputs Bit-wise settable as input/output or peripheral signal Settable as CMOS schmitt trigger/ automotive inputs TTL input level settable for external bus (only for external bus pin)						
Flash memory			-	_			
Corresponding evaluation name	MB90V3	40E-102	MB90V3	340E-101	-	_	

\*: It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the Emulator hardware manual about details.



## 2. Product Lineup 2 (With Clock supervisor function)


#### Flash memory products

Part Number Parameter	MB90F356E MB90F357E	MB90F356TE MB90F357TE	MB90F356ES MB90F357ES	MB90F356TES MB90F357TES					
Туре		Flash memo	bry products						
CPU		F <sup>2</sup> MC-16	BLX CPU						
System clock		r (×1, ×2, ×3, ×4, ×6, 1/2 wh ion time : 42 ns (oscillation c							
ROM	128 Kbytes Dual operation	· Kbytes Flash memory:MB90F356E(S), MB90F356TE(S) /8 Kbytes Dual operation Flash memory (Erase/write and read can be operated at the me time) :MB90F357E(S), MB90F357TE(S)							
RAM		4 Kb	oytes						
Emulator-specific power supply*		-	-						
Sub clock pin (X0A, X1A)	Y	es	Ν	0					
Clock supervisor		Ye	es						
Low voltage/CPU operation detection reset	No	Yes	No	Yes					
Operating voltage range		perating (not using A/D convo ) converter/Flash programmi ernal bus							
Operating temperature range		-40°C to	0 +125°C						
Package		LQF	P-64						
LIN-UART	Special synchronous option	2 cha ttings using a dedicated bau is for adapting to different sy ther as master or slave LIN d	d rate generator (reload time nchronous serial protocols	r)					
I <sup>2</sup> C (400 kbps)		1 cha	annel						
A/D converter		includes sample time (per o	,						
16-bit reload timer (4 channels)	Operation clock frequency : Supports External Event Co	: fsys/2 <sup>1</sup> , fsys/2 <sup>3</sup> , fsys/2 <sup>5</sup> (fs) punt function.	ys = Machine clock frequenc	y)					
	Free-run Timer 0 (clock input FRCK0) corresponds to ICU 0/1. Free-run Timer 1 (clock input FRCK1) corresponds to ICU 4/5/6/7, OCU 4/5/6/7.								
16-bit free-run timer (2 channels)	Signals an interrupt when overflowing. Supports Timer Clear when a match with Output Compare (Channel 0, 4). Operation clock frequency : fsys, fsys/2 <sup>1</sup> , fsys/2 <sup>2</sup> , fsys/2 <sup>3</sup> , fsys/2 <sup>4</sup> , fsys/2 <sup>5</sup> , fsys/2 <sup>6</sup> , fsys/2 <sup>7</sup> (fsys = Machine clock frequency)								
		4 cha	nnels						
16-bit output compare		6-bit free-run Timer matches can be used to generate an		ers.					



### 4. Pin Assignments

MB90351E (S), MB90351TE (S), MB90F351E (S), MB90F351TE (S), MB90352E (S), MB90352TE (S), MB90F352E (S), MB90F352TE (S), MB90356TE (S), MB90F356TE (S), MB90F356TE (S), MB90F357TE (S), MB90357TE (S), MB90F357TE (S)







Pin No.	Pin name	I/O Circuit type*	Function
39	P17	G	General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
39	AD15		Input/output pin for external bus address data bus bit 15. This function is enabled when external bus is enabled.
	P20 to P23		General purpose I/O ports. The register can be set to select whether to use a pull-up resistor. In external bus mode, the pins are enabled as a general- purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1.
40 to 43	A16 to A19	G	Output pins for A16 to A19 of the external address data bus. When the corresponding bit in the external address output control register (HACR) is 0, the pins are enabled as high address output pins A16 to A19.
	PPG9 (8) PPGB (A) PPGD (C) PPGF (E)		Output pins for PPGs
	P24		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. In external bus mode, the pin is enabled as a general- purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1.
44	A20	G	Output pin for A20 of the external address data bus. When the corresponding bit in the external address output control register (HACR) is 0, the pin is enabled as high address output pin A20.
	IN0		Data sample input pin for input capture ICU0
	P25		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. In external bus mode, the pin is enabled as a general- purpose I/O port when the corresponding bit in the external address output control register (HACR) is 1.
51	A21	G	Output pin for A21 of the external address data bus. When the corresponding bit in the external address output control register (HACR) is 0, the pin is enabled as high address output pin A21.
	IN1		Data sample input pin for input capture ICU1
	ADTG		Trigger input pin for A/D converter
	P44		General purpose I/O port
52	SDA0	н	Serial data I/O pin for I <sup>2</sup> C 0
	FRCK0		Input pin for the 16-bit Free-run Timer 0
	P45		General purpose I/O port
53	SCL0	н	Serial clock I/O pin for I <sup>2</sup> C 0
	FRCK1		Input pin for the 16-bit Free-run Timer 1




Pin No.	Pin name	I/O Circuit type*	Function
	P37		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the CLK output disabled.
61	CLK	G	CLK output pin. This function is enabled when both the external bus and CLK output are enabled.
	OUT7		Wave form output pin for output compare OCU7
62 62	P60, P61		General purpose I/O ports
02, 03	62, 63 AN0, AN1		Analog input pins for A/D converter
64	AV <sub>CC</sub>	К	V <sub>CC</sub> power input pin for analog circuits
2	AVRH	L	Reference voltage input for the A/D converter. This power supply must be turned on or off while a voltage higher than or equal to AVRH is applied to $AV_{CC}$ .
1	AV <sub>SS</sub>	К	V <sub>SS</sub> power input pin for analog circuits
22, 23	MD1, MD0	С	Input pins for specifying the operating mode
21	MD2	D	Input pin for specifying the operating mode
49	V <sub>CC</sub>	_	Power (3.5 V to 5.5 V) input pin
18, 48	V <sub>SS</sub>	—	Power (0 V) input pins
50	С	к	This is the power supply stabilization capacitor pin. It should be connected to a higher than or equal to 0.1 $\mu\text{F}$ ceramic capacitor.


\* : For the I/O circuit type, refer to "I/O Circuit Type".











### 7. Handling Devices

### 1. Preventing latch-up

#### CMOS IC may suffer latch-up under the following conditions :

- $\blacksquare$ A voltage higher than V<sub>CC</sub> or lower than V<sub>SS</sub> is applied to an input or output pin.
- $\blacksquare A$  voltage higher than the rated voltage is applied between  $V_{CC}$  and  $V_{SS}$  pins.
- The AV<sub>CC</sub> power supply is applied before the V<sub>CC</sub> voltage.

Latch-up may increase the power supply current drastically, causing thermal damage to the device.

For the same reason, also be careful not to let the analog power-supply voltage (AV<sub>CC</sub>, AVRH) exceed the digital power-supply voltage ( $V_{CC}$ ).

#### 2. Treatment of unused pins


Leaving unused input pins open may result in misbehavior or latch up and possible permanent damage of the device. Therefore they must be pulled up or pulled down through resistors. In this case those resistors should be more than 2 k $\Omega$ .

Unused I/O pins should be set to the output state and can be left open, or the input state with the above described connection.



### 8. Block Diagrams

#### MB90V340E-101/102





List of Message Buffers (ID Registers)						

Address	Register	Abbreviation	Access	Initial Value
CAN1	Register	Appreviation	Access	
007C00 <sub>H</sub> to 007C1F <sub>H</sub>	General-purpose RAM	_	R/W	XXXXXXXXB to XXXXXXXB
007C20 <sub>H</sub>				XXXXXXXX <sub>B</sub>
007C21 <sub>H</sub>	ID register 0	IDR0	DAA/	XXXXXXXAB
007C22 <sub>H</sub>		IDRU	R/W	XXXXXXXXAB
007C23 <sub>H</sub>				XXXXXXXX <sub>B</sub>
007C24 <sub>H</sub>				XXXXXXXX <sub>B</sub>
007C25 <sub>H</sub>	ID register 1	IDR1	R/W	XXXXXXXAB
007C26 <sub>H</sub>	ID register 1	IURI	R/W	XXXXXXXX <sub>B</sub>
007C27 <sub>H</sub>				XXXXXXXAB
007C28 <sub>H</sub>				XXXXXXXX <sub>B</sub>
007C29 <sub>H</sub>	ID register 2		DAA	XXXXXXXXB
007C2A <sub>H</sub>	ID register 2	IDR2	R/W	XXXXXXXX <sub>B</sub>
007C2B <sub>H</sub>				XXXXXXXXB
007C2C <sub>H</sub>				XXXXXXXX <sub>B</sub>
007C2D <sub>H</sub>	ID as sister 0		D.44/	XXXXXXXXB
007C2E <sub>H</sub>	ID register 3	IDR3	R/W	XXXXXXXX <sub>B</sub>
007C2F <sub>H</sub>				XXXXXXXXB
007C30 <sub>H</sub>				XXXXXXXX <sub>B</sub>
007C31 <sub>H</sub>	ID as sister 4		D.44/	XXXXXXXXB
007C32 <sub>H</sub>	ID register 4	IDR4	R/W	XXXXXXXX <sub>B</sub>
007C33 <sub>H</sub>				XXXXXXXXB
007C34 <sub>H</sub>				XXXXXXXX <sub>B</sub>
007C35 <sub>H</sub>	ID as sisters F	IDDE	<b>D</b> 444	XXXXXXXXB
007C36 <sub>H</sub>	ID register 5	IDR5	R/W	XXXXXXXX <sub>B</sub>
007C37 <sub>H</sub>				XXXXXXXXB
007C38 <sub>H</sub>				XXXXXXX
007C39 <sub>H</sub>		10.00	DAA	XXXXXXX
007C3A <sub>H</sub>	ID register 6	IDR6	R/W	XXXXXXX <sub>B</sub>
007C3B <sub>H</sub>				XXXXXXXXB
007C3C <sub>H</sub>				XXXXXXXAB
007C3D <sub>H</sub>		10.07	DAM	XXXXXXXXB
007C3E <sub>H</sub>	ID register 7	IDR7	R/W	XXXXXXXAB
007C3F <sub>H</sub>	1			XXXXXXXXB



Address	Register	Abbreviation	Access	Initial Value		
CAN1	Register	Abbreviation	Access	iiiitiai value		
007C60 <sub>H</sub>	DLC register 0 DLCR0		R/W	XXXXXXX <sub>B</sub>		
007C61 <sub>H</sub>	DLC register 0	DECRU		~~~~B		
007C62 <sub>H</sub>	DLC register 1	DLCR1	R/W	XXXXXXXXB		
007C63 <sub>H</sub>	DLC register 1	DEGITI		XXXXXXXB		
007C64 <sub>H</sub>	DLC register 2	DLCR2	R/W	XXXXXXXXB		
007C65 <sub>H</sub>	DLC register 2	DEGIZ	1000	XXXXXXB		
007C66 <sub>H</sub>	DLC register 3	DLCR3	R/W	XXXXXXXXB		
007C67 <sub>H</sub>	DEC register 5	DEGIG		XXXXXXXB		
007C68 <sub>H</sub>	DLC register 4	DLCR4	R/W	XXXXXXXXB		
007C69 <sub>H</sub>	DLC register 4	DECIN	10.00	XXXXXXXB		
007C6A <sub>H</sub>	DLC register 5	DLCR5	R/W	XXXXXXXXB		
007C6B <sub>H</sub>	DLC register 5	DEGRU	10.00	XXXXXXXB		
007C6C <sub>H</sub>	DLC register 6	DLCR6	R/W	XXXXXXXXB		
007C6D <sub>H</sub>	DLC register 0		XXXXXXXB			
007C6E <sub>H</sub>	DLC register 7	DLCR7	R/W	XXXXXXXAB		
007C6F <sub>H</sub>	DEC register 7			XXXXXXXB		
007C70 <sub>H</sub>	DLC register 8	DLCR8	R/W	XXXXXXXAB		
007C71 <sub>H</sub>	DEC register o	DECINO		~~~~B		
007C72 <sub>H</sub>	DLC register 9	DLCR9	R/W	XXXXXXX <sub>B</sub>		
007C73 <sub>H</sub>	DEC register 9	DECR9 R/W		XXXXXXXB		
007C74 <sub>H</sub>	DLC register 10	DLCR10	R/W	XXXXXXXAB		
007C75 <sub>H</sub>	DEC register 10	DEGITIO		XXXXXXXB		
007C76 <sub>H</sub>	DLC register 11	DLCR11	R/W	XXXXXXX <sub>B</sub>		
007C77 <sub>H</sub>	DEC register 11	DEGRIT		XXXXXXXB		
007C78 <sub>H</sub>	DLC register 12	DLCR12	R/W	XXXXXXXAB		
007C79 <sub>H</sub>	DEC register 12	DLGRIZ		~~~~B		
007C7A <sub>H</sub>	DLC register 13	DLCR13	R/W	XXXXXXXAB		
007C7B <sub>H</sub>	DEC register 15	DEGRIG		XXXXXXXB		
007C7C <sub>H</sub>	DLC register 14	DLCR14	R/W	XXXXXXX <sub>B</sub>		
007C7D <sub>H</sub>				~~~~B		
007C7E <sub>H</sub>	DI C register 15	DLCR15	R/W	YYYYYYY		
007C7F <sub>H</sub>	DLC register 15	DLOKID	r\/ V V	XXXXXXXAB		

## List of Message Buffers (DLC Registers and Data Registers)

-




Address	Register	Abbreviation	Access	Initial Value
CAN1	Register	Abbreviation	ALLESS	initial value
007CF0 <sub>H</sub> to 007CF7 <sub>H</sub>	Data register 14 (8 bytes)	DTR14	R/W	XXXXXXXXB to XXXXXXXXB
007CF8 <sub>H</sub> to 007CFF <sub>H</sub>	Data register 15 (8 bytes)	DTR15	R/W	XXXXXXXXB to XXXXXXXXB



- \*1: This parameter is based on  $V_{SS} = AV_{SS} = 0 V$
- \*2: Set AV<sub>CC</sub> and V<sub>CC</sub> to the same voltage. Make sure that AV<sub>CC</sub> does not exceed V<sub>CC</sub> and that the voltage at the analog inputs does not exceed AV<sub>CC</sub> when the power is switched on.
- \*3: V<sub>I</sub> and V<sub>O</sub> should not exceed V<sub>CC</sub> + 0.3 V. V<sub>I</sub> should not exceed the specified ratings. However if the maximum current to/from an input is limited by some means with external components, the I<sub>CLAMP</sub> rating supersedes the V<sub>I</sub> rating.
- \*4: Applicable to pins: P00 to P07, P10 to P17, P20 to P25, P30 to P37, P40 to P45, P50 to P56, P60 to P67

\*5: Applicable to pins: P00 to P07, P10 to P17, P20 to P25, P30 to P37, P40 to P45,

- P50 to P56 (for evaluation device : P50 to P55) , P60 to P67
- " Use within recommended operating conditions.
- " Use at DC voltage (current)
- " The +B signal should always be applied a connecting limit resistance between the +B signal and the microcontroller.
- " The value of the limiting resistance should be set so that when the +B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
- " Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input potential may pass through the protective diode and increase the potential at the V<sub>CC</sub> pin, and this may affect other devices.
- " Note that if a +B signal is input when the microcontroller power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
- " Note that if the +B input is applied during power-on, the power supply is provided from the pins and the resulting power supply voltage may not be sufficient to operate the power-on reset.
- " Care must be taken not to leave the +B input pin open.
- " Recommended circuit sample:



\*6 : If used exceeding  $T_A = +105^{\circ}$ C, be sure to contact Cypress for reliability limitations.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.




### **13.2 Recommended Operating Conditions**

 $(V_{SS} = AV_{SS} = 0 V)$ 

Parameter	Symbol	Value		Unit	Remarks			
Falameter	Symbol	Min Typ		Max	Unit	Remarks		
		4.0	5.0	5.5	V	Under normal operation		
Power supply voltage	V <sub>CC</sub> , AV <sub>CC</sub>	3.5	5.0	5.5	V	Under normal operation, when not using the A/D con- verter and not Flash programming.		
		4.5	5.0	5.5	V	When External bus is used.		
		3.0	-	5.5	V	Maintains RAM data in stop mode		
Smoothing capacitor	Cs	0.1	_	1.0	μF	Use a ceramic capacitor or comparable capacitor of the AC characteristics. Bypass capacitor at the $V_{CC}$ pin should be greater than this capacitor.		
Operating temperature	Τ <sub>Α</sub>	-40	—	+125	°C	*		

\* : If used exceeding  $T_A = +105^{\circ}C$ , be sure to contact Cypress for reliability limitations.



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.



Demonst	Sym-	Dia	(1 <sub>A</sub> = -40 C t0 +123		Value			
Parameter	bol	Pin	Condition	Min	Тур	Max	Unit	Remarks
		$V_{CC}$ = 5.0 V, Internal frequency: 8 kHz, During stopping clock supervisor, At watch mode $T_A$ = +25°C	_	10	35	μΑ	MB90351E MB90F351E MB90F352E MB90F352E MB905356E MB90F356E MB905357E MB90F357E	
			$V_{CC}$ = 5.0 V, Internal frequency: 8 kHz, During operating clock supervi- sor, At watch mode $T_A$ = +25°C	_	25	150	μΑ	MB90356E MB90F356E MB90357E MB90F357E
		сст V <sub>CC</sub>	$V_{CC}$ = 5.0 V, Internal CR oscillation/ 4 division, At watch mode $T_A$ = +25°C	_	25	150	μΑ	MB90356ES MB90F356ES MB90357ES MB90F357ES
Power supply current	ССТ		$V_{CC}$ = 5.0 V, Internal frequency: 8 kHz, During stopping clock supervisor, At watch mode $T_A$ = +25°C	_	60	140	μΑ	MB90351TE MB90F351TE MB90352TE MB90F352TE MB90356TE MB90F356TE MB905357TE
			$V_{CC} = 5.0 V$ , Internal frequency: 8 kHz, During operating clock supervisor, At watch mode $T_A = +25^{\circ}C$	_	80	250	μΑ	MB90356TE MB90F356TE MB90357TE MB90F357TE
			$V_{CC}$ = 5.0 V, Internal CR oscillation/ 4 division, At watch mode $T_A$ = +25°C	_	80	250	μΑ	MB90356TES MB90F356TES MB90357TES MB90F357TES
			$V_{CC} = 5.0 V$ ,	-	7	25	μA	Devices without "T"-suffix
	I <sub>ССН</sub>		At stop mode, $T_A = +25^{\circ}C$	_	60	130	μA	Devices with "T"-suffix
Input capacity	C <sub>IN</sub>	Other than C, AV <sub>CC</sub> , AV <sub>SS</sub> , AVRH, V <sub>CC</sub> , V <sub>SS</sub>	_	-	5	15	pF	

# (T\_A = -40°C to +125°C, V\_{CC} = 5.0 V $\pm$ 10%, f\_{CP} $\leq$ 24 MHz, V\_{SS} = AV\_{SS} = 0 V)




#### 13.4.6 Bus Timing (Write)

						0.
Parameter	Symbol	Din	Condition	Value	Unit	
Falanietei	Parameter Symbol Pin Condition		Condition	Min	Max	Onit
Valid address $\rightarrow \overline{WR} \downarrow$ time	t <sub>AVWL</sub>	A21 to A16, AD15 to AD00, WR		t <sub>CP</sub> -15	_	ns
WR pulse width	t <sub>WLWH</sub>	WR		(n*+3/2)t <sub>CP</sub> - 20	_	ns
Valid data output $\rightarrow \overline{\text{WR}} \uparrow$ time	t <sub>DVWH</sub>	AD15 to AD00, WR		(n*+3/2)t <sub>CP</sub> - 20	_	ns
$\overline{WR}\uparrow \to Data$ hold time	t <sub>WHDX</sub>	AD15 to AD00, WR	_	15	_	ns
$\overline{WR} \uparrow \to Address$ valid time	t <sub>WHAX</sub>	A21 to A16, WR		t <sub>CP</sub> /2 - 10	_	ns
$\overline{WR} \uparrow \rightarrow ALE \uparrow time$	t <sub>WHLH</sub>	WR, ALE		t <sub>CP</sub> /2 – 15	_	ns
$\overline{WR}\downarrow \to CLK\uparrow$ time	t <sub>WLCH</sub>	WR, CLK		t <sub>CP</sub> /2 – 15	_	ns

(T\_A = -40°C to +105°C, V\_{CC} = 5.0 V  $\pm$  10 %, V\_{SS} = 0.0 V, f\_{CP}  $\leq$  24 MHz)

\* : Number of ready cycles





### 13.4.7 Ready Input Timing

(T\_A = -40°C to +105°C, V\_{CC} = 5.0 V  $\pm$  10 %, V\_{SS} = 0.0 V, f\_{CP}  $\leq$  24 MHz)

Parameter	Symbol	l Pin	Condition	Value		Units	Remarks									
Falameter	Symbol	FIII	Condition	Min	Мах	Units	Rellidiks									
RDY set-up time			tevus RDY	45	_	ns	f <sub>CP</sub> = 16 MHz									
RDT set-up time	IRYHS RD1	'RYHS	<sup>I</sup> RYHS	<sup>I</sup> RYHS	<sup>I</sup> RYHS	<b>'</b> RYHS	<sup>I</sup> RYHS	<sup>I</sup> RYHS	<sup>I</sup> RYHS	RUT	RUT	-	32	_	ns	f <sub>CP</sub> = 24 MHz
RDY hold time	t <sub>RYHH</sub>	RDY		0	_	ns										


Note : If the RDY set-up time is insufficient, use the auto-ready function.

CLK		/		2.4 V	
ALE					
RD/WR			tryhs +	<b>←→</b> Ікүнн	 
RDY (When WAIT is not used.	.)		V <sub>IH</sub>	VIH	
RDY (When WAIT is used.)			VIL		



#### 13.4.10 Trigger Input Timing


		$(T_A = -40^{\circ}C \text{ to } +125^{\circ}C)$	C, V <sub>CC</sub> = 5.0 V $\pm$	10%, $f_{CP} \le 2$	24 MHz, V <sub>SS</sub>	$= AV_{SS} =$	= 0 V)
Parameter	Symbol	Pin	Condition	Va	Unit		
Parameter		Condition	Min	Max	Unit		
Input pulse width	t <sub>TRGH</sub> t <sub>TRGL</sub>	INT8 to INT15, INT9R to INT11R, ADTG	_	5 t <sub>CP</sub>	_	ns	



#### 13.4.11 Timer Related Resource Input Timing

(T\_A = -40 ^{\circ}C to +125 ^{\circ}C, V\_{CC} = 5.0 \text{ V} \pm 10\%, f\_{CP} \leq 24 \text{ MHz}, \text{V}\_{SS} = \text{AV}\_{SS} = 0 \text{ V})

Paramotor	Symbol	nbol Pin		Va	Unit	
Parameter	Symbol	FIII	Condition	Min	Мах	Onit
Input pulse width	t <sub>TIWH</sub> t <sub>TIWL</sub>	TIN1, TIN3,IN0, IN1, IN4 to IN7	_	4 t <sub>CP</sub>	_	ns



#### 13.4.12 Timer Related Resource Output Timing


(T\_A = -40°C to +125°C, V\_{CC} = 5.0 V  $\pm$  10%, f\_{CP}  $\leq$  24 MHz, V\_{SS} = AV\_{SS} = 0 V)

Parameter	Symbol	Pin	Condition	Value		Unit
Farameter		F III	Condition	Min	Max	Onic
$CLK \uparrow \to T_{OUT} \text{ change time}$	t <sub>TO</sub>	TOT1, TOT3, PPG4, PPG6, PPG8 to PPGF	_	30	_	ns



#### 13.6 Definition of A/D Converter Terms

Resolution	: Analog variation that is recognized by an A/D converter.
Non linearity error	. Deviation between a line across zero-transition line ( "00 0000 0000" $\leftarrow \rightarrow$ "00 0000 0001" ) and full-scale transition line ( "11 1111 1110" $\leftarrow \rightarrow$ "11 1111 1111" ) and actual conversion characteristics.
Differential linearity error	: Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal value.
Total error	: Difference between an actual value and a theoretical value. A total error includes zero transition error, full-scale transition error, and linear error.





#### 14.1 Package Dimensions

