



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	F <sup>2</sup> MC-16LX
Core Size	16-Bit
Speed	24MHz
Connectivity	CANbus, EBI/EMI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, WDT
Number of I/O	51
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	A/D 15x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb90f352espmc1-g-spe1



# 1. Product Lineup1 (Without Clock supervisor function)

■ Flash memory products

Part Number	MB90F351E	MB90F351TE	MB90F351ES	MB90F351TES				
	MB90F352E	MB90F352TE	MB90F352ES	MB90F351TES				
Parameter								
Туре		Flash memo						
CPU		F <sup>2</sup> MC-16	SLX CPU					
System clock	Minimum instruction execut	PLL clock multiplication circuit ( $\times$ 1, $\times$ 2, $\times$ 3, $\times$ 4, $\times$ 6, 1/2 when PLL stops)  Minimum instruction execution time: 42 ns (oscillation clock 4 MHz, PLL $\times$ 6)						
ROM		MB90F351E(S), MB90F352 Flash memory (Erase/write a 2TE(S)		at the same time):				
RAM		4 Kb	ytes					
Emulator-specific power supply*		-	-					
Sub clock pin (X0A, X1A) (Max 100 kHz)	Ye	es	ı	No				
Clock supervisor		N	0					
Low voltage/CPU operation detection reset	No	Yes	No	Yes				
Operating voltage		perating (not using A/D conv converter/Flash programmi ernal bus						
Operating temperature		–40°C to	+125°C					
Package		LQFI	P-64					
		2 cha	nnels					
LIN-UART	Special synchronous option	ttings using a dedicated bau is for adapting to different sy ther as master or slave LIN o	nchronous serial protocols	ner)				
I <sup>2</sup> C (400 kbps)		1 cha	annel					
		15 cha	annels					
A/D converter	10-bit or 8-bit resolution Conversion time : Min 3 μs	includes sample time (per c	one channel)					
16-bit reload timer (2 channels)	Operation clock frequency : Supports External Event Co	fsys/ $2^1$ , fsys/ $2^3$ , fsys/ $2^5$ (fsyout function.	ys = Machine clock frequen	icy)				
40 hit Farance "	Free-run Timer 0 (clock inputere-run Timer 1 (clock inputere-run Timer 1)	ut FRCK0) corresponds to I0 ut FRCK1) corresponds to I0	CU0/1. CU4/5/6/7, OCU4/5/6/7.					
16-bit Free-run timer (2 channels)	Signals an interrupt when overflowing. Supports Timer Clear when it matches Output Compare (ch.0, ch.4). Operation clock frequency: fsys, fsys/2 <sup>1</sup> , fsys/2 <sup>2</sup> , fsys/2 <sup>3</sup> , fsys/2 <sup>4</sup> , fsys/2 <sup>5</sup> , fsys/2 <sup>6</sup> , fsys/2 <sup>7</sup> (fsys = Machine clock frequency)							
16 hit output		4 cha	nnels					
16-bit output compare	Signals an interrupt when 16-bit free-run Timer matches with output compare registers.  A pair of compare registers can be used to generate an output signal.							



■ MASK ROM products/Evaluation products

Part Number Parameter	MB90351E MB90352E	MB90351TE MB90352TE	MB90351ES MB90352ES	MB90351TES MB90352TES	MB90V340E-1 01	MB90V340E-1
Туре		MASK RO	M products		Evaluation	n products
CPU			F <sup>2</sup> MC-1	6LX CPU		
System clock	·	•	2, ×3, ×4, ×6, 1/2 v 42 ns (oscillation of	when PLL stops) clock 4 MHz, PLL ×	6)	
ROM	,	B90351E(S), MB90 B90352E(S), MB90	` '		Exte	ernal
RAM		4 Kt	oytes		30 K	bytes
Emulator-specific power supply*		-	_		Y	es
Sub clock pin (X0A, X1A) (Max 100 kHz)	Ye	es	N	No	No	Yes
Clock supervisor			N	lo	•	1
Low voltage/CPU operation detection reset	No	Yes	No	Yes	N	lo
Operating voltage range	4.0 V to 5.5 V : at	3.5 V to 5.5 V : at normal operating (not using A/D converter) 4.0 V to 5.5 V : at using A/D converter 4.5 V to 5.5 V : at using external bus			5 V ± 10%	
Operating temperature range		−40°C to	+125°C		_	
Package		LQF	P-64		PGA-299	
		2 cha	innels		5 cha	nnels
LIN-UART	Special synchrono	ous options for ada		d rate generator (re nchronous serial p device		
I <sup>2</sup> C (400 kbps)		1 cha	annel		2 channels	
		15 ch	annels		24 ch	annels
A/D converter	10-bit or 8-bit reso Conversion time :		sample time (per c	one channel)		
		2 cha	innels		4 cha	nnels
16-bit reload timer	Operation clock frequency: fsys/2 <sup>1</sup> , fsys/2 <sup>3</sup> , fsys/2 <sup>5</sup> (fsys = Machine clock frequency) Supports External Event Count function.					
16-bit free-run timer (2 channels)	Free-run Timer 0 (clock input FRCK0) corresponds to ICU0/1. Free-run Timer 1 (clock input FRCK1) corresponds to ICU4/5/6/7, OCU4/5/6/7.				Free-run Timer 0 corresponds to ICU0/1/2/3, OCU0/1/2/3. Free-run Timer 1 corresponds to ICU4/5/6/7, OCU4/5/6/7.	
•	Supports Timer Ci Operation clock from	Signals an interrupt when overflowing. Supports Timer Clear when it matches Output Compare (ch.0, ch.4). Operation clock frequency: fsys, fsys/2 <sup>1</sup> , fsys/2 <sup>2</sup> , fsys/2 <sup>3</sup> , fsys/2 <sup>4</sup> , fsys/2 <sup>5</sup> , fsys/2 <sup>6</sup> , fsys/2 <sup>7</sup> (fsys = Machine clock frequency)				



Part Number Parameter	MB90351E MB90352E	MB90351TE MB90352TE	MB90351ES MB90352ES	MB90351TES MB90352TES	MB90V340E-1 01	MB90V340E-1 02	
		4 cha	ınnels		8 channels		
16-bit output compare			-run Timer matches sed to generate an		egisters.		
40 hit is not a set of		6 cha	innels		8 cha	annels	
16-bit input capture	Retains 16-bit free	e-run timer value by	/ (rising edge, fallin	ig edge, or the both	n edges), signals ar	n interrupt.	
8/16-bit programmable pulse gen- erator	8-	6 channels (16-bit) 8-bit reload o bit reload registers bit reload registers	8 channels (16-bit)/ 16 channels (8-bit) 8-bit reload counters × 16 8-bit reload registers for L pulse width × 16 8-bit reload registers for H pulse width × 16				
erator	Supports 8-bit and 16-bit operation modes.  A pair of 8-bit reload counters can be configured as one 16-bit reload counter or as 8-bit prescaler + 8-bit reload counter.  Operation clock frequency: fsys, fsys/2 <sup>1</sup> , fsys/2 <sup>2</sup> , fsys/2 <sup>3</sup> , fsys/2 <sup>4</sup> or 128 μs@fosc = 4 MHz (fsys = Machine clock frequency, fosc = Oscillation clock frequency)						
		1 ch	3 cha	annels			
CAN interface	Compliant with CAN standard Version 2.0 Part A and Part B. Automatic re-transmission in case of error Automatic transmission responding to Remote Frame 16 prioritized message buffers for data and ID Supports multiple messages. Flexible configuration of acceptance filtering: Full bit compare/Full bit mask/Two partial bit masks Supports up to 1 Mbps.						
		8 cha	innels		16 ch	annels	
External interrupt	Can be used rising extended intelliger	g edge, falling edge nt I/O services (El <sup>2</sup>	e, starting up by "H OS) and DMA.	"/"L" level input, ex	ternal interrupt,		
D/A converter		-			2 cha	annels	
I/O ports	Virtually all external pins can be used as general purpose I/O port. All push-pull outputs Bit-wise settable as input/output or peripheral signal Settable as CMOS schmitt trigger/ automotive inputs TTL input level settable for external bus (only for external bus pin)						
Flash memory			-				
Corresponding evaluation name	MB90V3	40E-102	MB90V3	340E-101	-		

<sup>\*:</sup> It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the Emulator hardware manual about details.



■ MASK ROM products/Evaluation products

Part Number						
	MB90356E MB90357E	MB90356TE MB90357TE	MB90356ES MB90357ES	MB90356TES MB90357TES	MB90V340E-1 03	MB90V340E-1 04
Parameter		111111111111111111111111111111111111111	11120000720			<b>V</b> 4
CPU			F <sup>2</sup> MC-16	SLX CPU		
System clock			$\times$ 3, $\times$ 4, $\times$ 6, 1/2 who 42 ns (oscillation of	. ,	6)	
ROM	,	B90356E(S), MB90 B90357E(S), MB90	` '		Exte	ernal
RAM		4 Kb	ytes		30 K	bytes
Emulator-specific power supply*		-	=		Y	es
Sub clock pin (X0A, X1A)	Ye	es	N	lo	No	Yes
Clock supervisor			Y	es	•	
Low voltage/CPU operation detection reset	No	Yes	No	Yes	N	lo
Operating voltage range	4.0 V to 5.5 V : at	normal operating (using A/D converteusing external bus	not using A/D conver	erter)	5 V ± 10%	
Operating temperature range		−40°C to	) +125°C		_	
Package		LQF	P-64		PGA-299	
		2 cha	nnels		5 channels	
LIN-UART	Special synchrono	ous options for ada	ng a dedicated bau pting to different sy aster or slave LIN o	nchronous serial p		
I <sup>2</sup> C (400 kbps)		1 cha	annel		2 cha	nnels
		15 cha	annels		24 ch	annels
A/D converter	10-bit or 8-bit reso Conversion time :		sample time (per o	ne channel)		
16-bit reload timer (4 channels)	Operation clock from Supports External	equency : fsys/2 <sup>1</sup> , t Event Count funct	fsys/ $2^3$ , fsys/ $2^5$ (fsyion.	ys = Machine clock	frequency)	
16-bit free-run timer (2 channels)	Free-run Timer 0 (clock input FRCK0) corresponds to ICU 0/1. Free-run Timer 1 (clock input FRCK1) corresponds to ICU 4/5/6/7, OCU 4/5/6/7.			Free-run Timer 0 corresponds to OCU 0/1/2/3. Free-run Timer 1 corresponds to OCU 4/5/6/7.	o ICU 0/1/2/3, o ICU 4/5/6/7,	
,	Supports Timer Cl Operation clock from	Signals an interrupt when overflowing. Supports Timer Clear when a match with Output Compare (Channel 0, 4). Operation clock frequency: fsys, fsys/2 <sup>1</sup> , fsys/2 <sup>2</sup> , fsys/2 <sup>3</sup> , fsys/2 <sup>4</sup> , fsys/2 <sup>5</sup> , fsys/2 <sup>6</sup> , fsys/2 <sup>7</sup> (fsys = Machine clock frequency)				




Pin No.	Pin name	I/O Circuit type*	Function
	P30	_	General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
54	ALE	G	Address latch enable output pin. This function is enabled when external bus is enabled.
	IN4		Data sample input pin for input capture ICU4
	P31		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled in single-chip mode.
55	RD	G	Read strobe output pin for data bus. This function is enabled when external bus is enabled.
	IN5		Data sample input pin for input capture ICU5
	P32		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the WR/WRL pin output disabled.
56	WR/WRL	G	Write strobe output pin for the data bus. This function is enabled when both the external bus and the WR/WRL pin output are enabled. WRL is used to write-strobe 8 lower bits of the data bus in 16-bit access. WR is used to write-strobe 8 bits of the data bus in 8-bit access.
	INT10R		External interrupt request input pin for INT10
57	P33 7 WRH	G	General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode, in external bus 8-bit mode or with the WRH pin output disabled.
57			Write strobe output pin for the 8 higher bits of the data bus. This function is enabled when the external bus is enabled, when the external bus 16-bit mode is selected, and when the WRH output pin is enabled.
	P34		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the hold function disabled.
58	HRQ	G	Hold request input pin. This function is enabled when both the external bus and the hold function are enabled.
	OUT4		Wave form output pin for output compare OCU4
	P35		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the hold function disabled.
59	59 HAK		Hold acknowledge output pin. This function is enabled when both the external bus and the hold function are enabled.
	OUT5		Wave form output pin for output compare OCU5
	P36		General purpose I/O port. The register can be set to select whether to use a pull-up resistor. This function is enabled either in single-chip mode or with the external ready function disabled.
60	RDY	G	Ready input pin. This function is enabled when both the external bus and the external ready function are enabled.
	OUT6		Wave form output pin for output compare OCU6



Туре	Circuit	Remarks
I	P-ch Nout  R CMOS hysteresis inputs  Automotive input Standby control for input shutdown  Analog input	<ul> <li>■ CMOS level output (I<sub>OL</sub> = 4 mA, I<sub>OH</sub> = -4 mA)</li> <li>■ CMOS hysteresis inputs (With the standby-time input shutdown function)</li> <li>■ Automotive input (With the standby-time input shutdown function)</li> <li>■ Analog input for A/D converter</li> </ul>
К	P-ch N-ch	Protection circuit for power supply input
L	ANE P-ch AVR ANE ANE	<ul> <li>With the protection circuit of A/D converter reference voltage power input pin</li> <li>Flash memory devices do not have a protection circuit against V<sub>CC</sub> for pin AVRH.</li> </ul>



## 9. Memory Map



Note: The high-order portion of bank 00 gives the image of the FF bank ROM to make the small model of the C compiler effective. Since the low-order 16 bits are the same, the table in ROM can be referenced without using the far specification in the pointer declaration.

For example, an attempt to access  $00C000_H$  practically accesses the value at FFC000<sub>H</sub> in ROM.

The ROM area in bank FF exceeds 32 Kbytes, and its entire image cannot be shown in bank 00.

The image between  $FF8000_H$  and  $FFFFF_H$  is visible in bank 00, while the image between  $FF0000_H$  and  $FF7FFF_H$  is visible only in bank FF.



# 10. I/O Map

Address	Register	Abbreviation	Access	Resource name	Initial value
000000 <sub>H</sub>	Port 0 Data Register	PDR0	R/W	Port 0	XXXXXXXX <sub>B</sub>
000001 <sub>H</sub>	Port 1 Data Register	PDR1	R/W	Port 1	XXXXXXXX <sub>B</sub>
000002 <sub>H</sub>	Port 2 Data Register	PDR2	R/W	Port 2	XXXXXXXX <sub>B</sub>
000003 <sub>H</sub>	Port 3 Data Register	PDR3	R/W	Port 3	XXXXXXXX
000004 <sub>H</sub>	Port 4 Data Register	PDR4	R/W	Port 4	XXXXXXXX
000005 <sub>H</sub>	Port 5 Data Register	PDR5	R/W	Port 5	XXXXXXXX <sub>B</sub>
000006 <sub>H</sub>	Port 6 Data Register	PDR6	R/W	Port 6	XXXXXXXX
000007 <sub>H</sub> to 00000A <sub>H</sub>		Reserve	d		
00000B <sub>H</sub>	Port 5 Analog Input Enable Register	ADER5	R/W	Port 5, A/D	11111111 <sub>B</sub>
00000C <sub>H</sub>	Port 6 Analog Input Enable Register	ADER6	R/W	Port 6, A/D	11111111 <sub>B</sub>
00000D <sub>H</sub>		Reserve	d		
00000E <sub>H</sub>	Input Level Select Register 0	ILSR0	R/W	Ports	00000000 <sub>B</sub>
00000F <sub>H</sub>	Input Level Select Register 1	ILSR1	R/W	Ports	00000000 <sub>B</sub>
000010 <sub>H</sub>	Port 0 Direction Register	DDR0	R/W	Port 0	00000000 <sub>B</sub>
000011 <sub>H</sub>	Port 1 Direction Register	DDR1	R/W	Port 1	00000000 <sub>B</sub>
000012 <sub>H</sub>	Port 2 Direction Register	DDR2	R/W	Port 2	XX000000 <sub>B</sub>
000013 <sub>H</sub>	Port 3 Direction Register	DDR3	R/W	Port 3	00000000 <sub>B</sub>
000014 <sub>H</sub>	Port 4 Direction Register	DDR4	R/W	Port 4	XX000000 <sub>B</sub>
000015 <sub>H</sub>	Port 5 Direction Register	DDR5	R/W	Port 5	X0000000 <sub>B</sub>
000016 <sub>H</sub>	Port 6 Direction Register	DDR6	R/W	Port 6	00000000 <sub>B</sub>
000017 <sub>H</sub> to 000019 <sub>H</sub>		Reserve	d		
00001A <sub>H</sub>	SIN input Level Setting Register	DDRA	W	UART2, UART3	X00XXXXX <sub>B</sub>
00001B <sub>H</sub>		Reserve	d		•
00001C <sub>H</sub>	Port 0 Pull-up Control Register	PUCR0	R/W	Port 0	00000000 <sub>B</sub>
00001D <sub>H</sub>	Port 1 Pull-up Control Register	PUCR1	R/W	Port 1	00000000 <sub>B</sub>
00001E <sub>H</sub>	Port 2 Pull-up Control Register	PUCR2	R/W	Port 2	00000000 <sub>B</sub>
00001F <sub>H</sub>	Port 3 Pull-up Control Register	PUCR3	R/W	Port 3	00000000 <sub>B</sub>
000020 <sub>H</sub> to 000037 <sub>H</sub>		Reserve	d		



Address	Register	Abbreviation	Access	Resource name	Initial value
00009B <sub>H</sub>	DMA Descriptor Channel Specification Register	DCSR	R/W		00000000 <sub>B</sub>
00009C <sub>H</sub>	DMA Status Register L Register	DSRL	R/W	DMA	00000000 <sub>B</sub>
00009D <sub>H</sub>	DMA Status Register H Register	DSRH	R/W		00000000 <sub>B</sub>
00009E <sub>H</sub>	Address Detect Control Register 0	PACSR0	R/W	Address Match Detection 0	00000000 <sub>B</sub>
00009F <sub>H</sub>	Delayed Interrupt/Release Register	DIRR	R/W	Delayed Interrupt	XXXXXXX0 <sub>B</sub>
0000A0 <sub>H</sub>	Low-power Consumption Mode Control Register	LPMCR	W,R/W	Low Power Consumption Control Circuit	00011000 <sub>B</sub>
0000A1 <sub>H</sub>	Clock Selection Register	CKSCR	R,R/W	Low Power Consumption Control Circuit	11111100 <sub>B</sub>
0000A2 <sub>H</sub> , 0000A3 <sub>H</sub>		Reserved			
0000A4 <sub>H</sub>	DMA Stop Status Register	DSSR	R/W	DMA	00000000 <sub>B</sub>
0000A5 <sub>H</sub>	Automatic Ready Function Selection Register	ARSR	W	External Memory	0011XX00 <sub>B</sub>
0000A6 <sub>H</sub>	External Address Output Control Register	HACR	W	Access	00000000 <sub>B</sub>
0000A7 <sub>H</sub>	Bus Control Signal Selection Register	ECSR	W		0000000X <sub>B</sub>
0000A8 <sub>H</sub>	Watchdog Control Register	WDTC	R,W	Watchdog Timer	XXXXX111 <sub>B</sub>
0000A9 <sub>H</sub>	Timebase Timer Control Register	ТВТС	W,R/W	Timebase timer	1XX00100 <sub>B</sub>
0000AA <sub>H</sub>	Watch Timer Control Register	WTC	R,R/W	Watch Timer	1X001000 <sub>B</sub>
0000AB <sub>H</sub>		Reserved			
0000AC <sub>H</sub>	DMA Enable Register L Register	DERL	R/W	DMA	00000000 <sub>B</sub>
0000AD <sub>H</sub>	DMA Enable Register H Register	DERH	R/W	DIVIA	00000000 <sub>B</sub>
0000AE <sub>H</sub>	Flash Control Status Register (Flash Devices only. Otherwise reserved)	FMCS	R,R/W	Flash memory	000X0000 <sub>B</sub>
0000AF <sub>H</sub>		Reserved	•		
0000B0 <sub>H</sub>	Interrupt Control Register 00	ICR00	W,R/W		00000111 <sub>B</sub>
0000B1 <sub>H</sub>	Interrupt Control Register 01	ICR01	W,R/W		00000111 <sub>B</sub>
0000B2 <sub>H</sub>	Interrupt Control Register 02	ICR02	W,R/W		00000111 <sub>B</sub>
0000B3 <sub>H</sub>	Interrupt Control Register 03	ICR03	W,R/W		00000111 <sub>B</sub>
0000B4 <sub>H</sub>	Interrupt Control Register 04	ICR04	W,R/W	Interrupt Control	00000111 <sub>B</sub>
0000B5 <sub>H</sub>	Interrupt Control Register 05	ICR05	W,R/W		00000111 <sub>B</sub>
0000B6 <sub>H</sub>	Interrupt Control Register 06	ICR06	W,R/W		00000111 <sub>B</sub>
0000B7 <sub>H</sub>	Interrupt Control Register 07	ICR07	W,R/W		00000111 <sub>B</sub>
0000B8 <sub>H</sub>	Interrupt Control Register 08	ICR08	W,R/W		00000111 <sub>B</sub>



Address	Register	Abbreviation	Access	Resource name	Initial value
007950 <sub>H</sub>	Serial Mode Register 3	SMR3	W, R/W		00000000 <sub>B</sub>
007951 <sub>H</sub>	Serial Control Register 3	SCR3	W, R/W		00000000 <sub>B</sub>
007952 <sub>H</sub>	Reception/Transmission Data Register 3	RDR3/TDR3	R/W		00000000 <sub>B</sub>
007953 <sub>H</sub>	Serial Status Register 3	SSR3	R,R/W	UART3	00001000 <sub>B</sub>
007954 <sub>H</sub>	Extended Communication Control Register 3	ECCR3	R,W, R/W	UARTS	000000XX <sub>B</sub>
007955 <sub>H</sub>	Extended Status Control Register 3	ESCR3	R/W		00000100 <sub>B</sub>
007956 <sub>H</sub>	Baud Rate Generator Register 30	BGR30	R/W		00000000 <sub>B</sub>
007957 <sub>H</sub>	Baud Rate Generator Register 31	BGR31	R/W		00000000 <sub>B</sub>
007958 <sub>H</sub> , 007959 <sub>H</sub>		Reserved			
007960 <sub>H</sub>	Clock supervisor Control Register	CSVCR	R, R/W	Clock Supervisor	00011100 <sub>B</sub>
007961 <sub>H</sub> to 00796D <sub>H</sub>		Reserved			
00796E <sub>H</sub>	CAN Direct Mode Register	CDMR	R/W	CAN Clock Sync	XXXXXXX0 <sub>B</sub>
00796F <sub>H</sub>		Reserved	•		•
007970 <sub>H</sub>	I <sup>2</sup> C Bus Status Register 0	IBSR0	R		00000000 <sub>B</sub>
007971 <sub>H</sub>	I <sup>2</sup> C Bus Control Register 0	IBCR0	W,R/W		00000000 <sub>B</sub>
007972 <sub>H</sub>	I <sup>2</sup> C 10-bit Slave Address Register 0	ITBAL0	R/W		00000000 <sub>B</sub>
007973 <sub>H</sub>	1 C 10-bit Slave Address Register 0	ITBAH0	R/W		00000000 <sub>B</sub>
007974 <sub>H</sub>	I <sup>2</sup> C 10-bit Slave Address Mask	ITMKL0	R/W	I <sup>2</sup> C Interface 0	11111111 <sub>B</sub>
007975 <sub>H</sub>	Register 0	ITMKH0	R/W		00111111 <sub>B</sub>
007976 <sub>H</sub>	I <sup>2</sup> C 7-bit Slave Address Register 0	ISBA0	R/W		00000000 <sub>B</sub>
007977 <sub>H</sub>	I <sup>2</sup> C 7-bit Slave Address Mask Register 0	ISMK0	R/W		01111111 <sub>B</sub>
007978 <sub>H</sub>	I <sup>2</sup> C data register 0	IDAR0	R/W		00000000 <sub>B</sub>
007979 <sub>H</sub> , 00797A <sub>H</sub>		Reserved			
00797B <sub>H</sub>	I <sup>2</sup> C Clock Control Register 0	ICCR0	R/W	I <sup>2</sup> C Interface 0	00011111 <sub>B</sub>
00797C <sub>H</sub> to 0079A1 <sub>H</sub>		Reserved			
0079A2 <sub>H</sub>	Flash Write Control Register 0	FWR0	R/W	5 10 "	00000000 <sub>B</sub>
0079A3 <sub>H</sub>	Flash Write Control Register 1	FWR1	R/W	Dual Operation Flash	00000000 <sub>B</sub>
0079A4 <sub>H</sub>	Sector Change Setting Register 0	SSR0	R/W		00XXXXX0 <sub>B</sub>
0079A5 <sub>H</sub> to 0079C1 <sub>H</sub>		Reserved			
0079C2 <sub>H</sub>	Clock modulator Control Register	CMCR	R, R/W	Clock Modulator	0001X000 <sub>B</sub>



## **List of Message Buffers (ID Registers)**

Address	Register	Abbreviation	Access	Initial Value	
CAN1	Register	Abbreviation	Access	ililiai value	
007C00 <sub>H</sub>				XXXXXXXX <sub>B</sub>	
to 007C1F <sub>H</sub>	General-purpose RAM	_	R/W	to XXXXXXX <sub>B</sub>	
007C20 <sub>H</sub>			+	XXXXXXXX	
007C21 <sub>H</sub>				XXXXXXXX <sub>B</sub>	
007C22 <sub>H</sub>	ID register 0	IDR0	R/W	XXXXXXXX	
007C23 <sub>H</sub>				XXXXXXXXB	
007C24 <sub>H</sub>				XXXXXXXX <sub>B</sub>	
007C25 <sub>H</sub>				XXXXXXXXB	
007C26 <sub>H</sub>	ID register 1	IDR1	R/W	XXXXXXXX <sub>B</sub>	
007C27 <sub>H</sub>				XXXXXXXXB	
007C28 <sub>H</sub>			1	XXXXXXXX <sub>B</sub>	
007C29 <sub>H</sub>				XXXXXXXXB	
007C2A <sub>H</sub>	ID register 2	IDR2	R/W	XXXXXXXX <sub>B</sub>	
007C2B <sub>H</sub>				XXXXXXXXB	
007C2C <sub>H</sub>				XXXXXXXX <sub>B</sub>	
007C2D <sub>H</sub>		IDDO	R/W	XXXXXXXXB	
007C2E <sub>H</sub>	ID register 3	IDR3		XXXXXXXX <sub>B</sub>	
007C2F <sub>H</sub>				$XXXXXXXX_B$	
007C30 <sub>H</sub>				XXXXXXXX <sub>B</sub>	
007C31 <sub>H</sub>	ID variatas 4	IDD4	DAM	XXXXXXXXB	
007C32 <sub>H</sub>	ID register 4	IDR4	R/W	XXXXXXXX <sub>B</sub>	
007C33 <sub>H</sub>				XXXXXXXXB	
007C34 <sub>H</sub>				XXXXXXXX <sub>B</sub>	
007C35 <sub>H</sub>	ID register 5	IDR5	R/W	XXXXXXXXB	
007C36 <sub>H</sub>	ID register 5	פאטו	K/VV	XXXXXXXX <sub>B</sub>	
007C37 <sub>H</sub>				XXXXXXXXB	
007C38 <sub>H</sub>				XXXXXXXX <sub>B</sub>	
007C39 <sub>H</sub>	ID register 6	IDR6	R/W	XXXXXXXXB	
007C3A <sub>H</sub>	up register o	סאטו	[N/VV	XXXXXXXX <sub>B</sub>	
007C3B <sub>H</sub>				XXXXXXXXB	
007C3C <sub>H</sub>				XXXXXXXX <sub>B</sub>	
007C3D <sub>H</sub>	ID register 7	IDD7	D/M	XXXXXXXXB	
007C3E <sub>H</sub>	ID register 7	IDR7	R/W	XXXXXXXX <sub>B</sub>	
007C3F <sub>H</sub>				XXXXXXXXB	



## List of Message Buffers (DLC Registers and Data Registers)

Address	Posintor	Abbroviotion	A 00000	Initial Males	
CAN1	- Register	Abbreviation	Access	Initial Value	
007C60 <sub>H</sub>	DLC register 0	DLCR0	R/W	XXXXXXXX <sub>B</sub>	
007C61 <sub>H</sub>	DLC register 0	DLCRU	FC/VV	^^^^^A	
007C62 <sub>H</sub>	DLC register 1	DLCR1	R/W	VVVVVVV	
007C63 <sub>H</sub>	- DLC register 1	DECKT	FC/ V V	XXXXXXXX <sub>B</sub>	
007C64 <sub>H</sub>	DLC register 2	DLCR2	R/W	VVVVVV-	
007C65 <sub>H</sub>	- DLC register 2	DLCR2	F/VV	XXXXXXXX <sub>B</sub>	
007C66 <sub>H</sub>	DLC register 2	DLCR3	R/W	VVVVVVV	
007C67 <sub>H</sub>	- DLC register 3	DLCK3	F/VV	XXXXXXXX <sub>B</sub>	
007C68 <sub>H</sub>	DLC register 4	DLCR4	R/W	VVVVVVV	
007C69 <sub>H</sub>	- DLC register 4	DLCR4	F/VV	XXXXXXXX <sub>B</sub>	
007C6A <sub>H</sub>	DI C register F	DI CDE	DAM	VVVVVVV	
007C6B <sub>H</sub>	- DLC register 5	DLCR5	R/W	XXXXXXXX <sub>B</sub>	
007C6C <sub>H</sub>	DI C va viete v C	DI CDC	DAM	VVVVVVV	
007C6D <sub>H</sub>	- DLC register 6	DLCR6	R/W	XXXXXXXX <sub>B</sub>	
007C6E <sub>H</sub>	DI C va viete v 7	DI CD7	DAM	VVVVVVV	
007C6F <sub>H</sub>	- DLC register 7	DLCR7	R/W	XXXXXXXX <sub>B</sub>	
007C70 <sub>H</sub>	DI C va viete v O	DI CDO	DAM	VVVVVVV	
007C71 <sub>H</sub>	- DLC register 8	DLCR8	R/W	XXXXXXXX <sub>B</sub>	
007C72 <sub>H</sub>	DI C register 0	R/W	VVVVVVV		
007C73 <sub>H</sub>	- DLC register 9	DLCR9	R/VV	XXXXXXXX <sub>B</sub>	
007C74 <sub>H</sub>	DI O manistra 40	DI ODAO	DAM	2000000	
007C75 <sub>H</sub>	- DLC register 10	DLCR10	R/W	XXXXXXXX <sub>B</sub>	
007C76 <sub>H</sub>	DI C register 44	DI CD44	DAM	VVVVVVV	
007C77 <sub>H</sub>	- DLC register 11	DLCR11	R/W	XXXXXXXX <sub>B</sub>	
007C78 <sub>H</sub>	DI C resister 40	DI CD40	DAA	VVVVVV	
007C79 <sub>H</sub>	- DLC register 12	DLCR12	R/W	XXXXXXXX <sub>B</sub>	
007C7A <sub>H</sub>	DI C register 42	DI CD42	DAM	VVVVVV	
007C7B <sub>H</sub>	- DLC register 13	DLCR13	R/W	XXXXXXXX <sub>B</sub>	
007C7C <sub>H</sub>	DI C register 44	DI CD44	DAM	VVVVVVV	
007C7D <sub>H</sub>	- DLC register 14	DLCR14	R/W	XXXXXXXX <sub>B</sub>	
007C7E <sub>H</sub>	DI C register 45	DI CD45	DAM	VVVVVVV	
007C7F <sub>H</sub>	- DLC register 15	DLCR15	R/W	XXXXXXXX <sub>B</sub>	



# 12. Interrupt Factors, Interrupt Vectors, Interrupt Control Register

Interrupt cause	El <sup>2</sup> OS	DMA ch	Interru	Interrupt vector		ot control jister	
•	corresponding	number	Number	Number Address		Address	
Reset	N	_	#08	FFFFDC <sub>H</sub>	_	_	
INT9 instruction	N	_	#09	FFFFD8 <sub>H</sub>	_	-	
Exception	N	_	#10	FFFFD4 <sub>H</sub>	_	-	
Reserved	N	_	#11	FFFFD0 <sub>H</sub>	IODOO	000000	
Reserved	N	_	#12	FFFFCC <sub>H</sub>	ICR00	0000B0 <sub>H</sub>	
CAN 1 RX / Input Capture 6	Y1	_	#13	FFFFC8 <sub>H</sub>	10004	0000004	
CAN 1 TX/NS / Input Capture 7	Y1	_	#14	FFFFC4 <sub>H</sub>	ICR01	0000B1 <sub>H</sub>	
I <sup>2</sup> C	N	_	#15	FFFFC0 <sub>H</sub>	IODOO	000000	
Reserved	N	_	#16	FFFFBC <sub>H</sub>	ICR02	0000B2 <sub>H</sub>	
16-bit Reload Timer 0	Y1	0	#17	FFFFB8 <sub>H</sub>	IODOO	000000	
16-bit Reload Timer 1	Y1	1	#18	FFFFB4 <sub>H</sub>	ICR03	0000B3 <sub>F</sub>	
16-bit Reload Timer 2	Y1	2	#19	FFFFB0 <sub>H</sub>	10004	0000004	
16-bit Reload Timer 3	Y1	_	#20	FFFFAC <sub>H</sub>	ICR04	0000B4 <sub>H</sub>	
PPG 4/5	N	_	#21	FFFFA8 <sub>H</sub>	LODOS	000005	
PPG 6/7	N	_	#22	FFFFA4 <sub>H</sub>	ICR05	0000B5 <sub>F</sub>	
PPG 8/9/C/D	N	_	#23	FFFFA0 <sub>H</sub>	LODGO	000000	
PPG A/B/E/F	N	_	#24	FFFF9C <sub>H</sub>	ICR06	0000B6 <sub>H</sub>	
Timebase Timer	N	_	#25	FFFF98 <sub>H</sub>	10007	000007	
External Interrupt 8 to 11	Y1	3	#26	FFFF94 <sub>H</sub>	ICR07	0000B7 <sub>H</sub>	
Watch Timer	N	_	#27	FFFF90 <sub>H</sub>	LODGO	000000	
External Interrupt 12 to 15	Y1	4	#28	FFFF8C <sub>H</sub>	ICR08	0000B8 <sub>H</sub>	
A/D Converter	Y1	5	#29	FFFF88 <sub>H</sub>			
Free-run Timer 0 / free-run Timer 1	N	_	#30	FFFF84 <sub>H</sub>	ICR09	0000B9 <sub>H</sub>	
Input Capture 4/5	Y1	6	#31	FFFF80 <sub>H</sub>	ICD40	00000	
Output Compare 4/5	Y1	7	#32	FFFF7C <sub>H</sub>	ICR10	0000BA <sub>H</sub>	
Input Capture 0/1	Y1	8	#33	FFFF78 <sub>H</sub>	ICD44	000000	
Output Compare 6/7	Y1	9	#34	FFFF74 <sub>H</sub>	ICR11	0000BB <sub>H</sub>	
Reserved	N	10	#35	FFFF70 <sub>H</sub>	10040	00000	
Reserved	N	11	#36	FFFF6C <sub>H</sub>	- ICR12	0000BC <sub>F</sub>	
UART 3 RX	Y2	12	#37	FFFF68 <sub>H</sub>	10040	000000	
UART 3 TX	Y1	13	#38	FFFF64 <sub>H</sub>	- ICR13	0000BD <sub>F</sub>	




#### 13.2 Recommended Operating Conditions

 $(V_{SS} = AV_{SS} = 0 V)$ 

Parameter	Symbol	Value			Unit	Remarks		
raiailletei	Syllibol	Min	Тур	Max	Oilit	Remarks		
		4.0	5.0	5.5	V	Under normal operation		
Power supply voltage	V <sub>CC</sub> , AV <sub>CC</sub>	3.5	5.0	5.5	٧	Under normal operation, when not using the A/D converter and not Flash programming.		
AVCC		4.5	5.0	5.5	V	When External bus is used.		
		3.0	_	5.5	V	Maintains RAM data in stop mode		
Smoothing capacitor	C <sub>S</sub>	0.1	_	1.0	μF	Use a ceramic capacitor or comparable capacitor of the AC characteristics. Bypass capacitor at the V <sub>CC</sub> pin should be greater than this capacitor.		
Operating temperature	T <sub>A</sub>	-40	_	+125	°C	*		

 $<sup>^*</sup>$ : If used exceeding  $T_A = +105^{\circ}C$ , be sure to contact Cypress for reliability limitations.



#### WARNING:

The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.



(T\_A = -40 °C to +125 °C,  $V_{CC}$  = 5.0 V  $\pm$  10%,  $f_{CP} \leq$  24 MHz,  $V_{SS}$  = AV  $_{SS}$  = 0 V)

D	Sym-	D:	Condition		Value			Damanda	
Parameter	bol	Pin	Condition	Min	Тур	Max	Unit	Remarks	
Output "L" voltage	V <sub>OL</sub>	Normal outputs	V <sub>CC</sub> = 4.5 V, I <sub>OL</sub> = 4.0 mA	_	_	0.4	٧		
Output "L" voltage	V <sub>OLI</sub>	I <sup>2</sup> C current outputs	$V_{CC} = 4.5 \text{ V},$ $I_{OL} = 3.0 \text{ mA}$	_	-	0.4	V		
Input leak current	I <sub>IL</sub>	_	$V_{CC} = 5.5 \text{ V},$ $V_{SS} < V_I < V_{CC}$	- 1	_	+ 1	μΑ		
Pull-up resistance	R <sub>UP</sub>	P00 to P07, P10 to P17, P20 to P25, P30 to P37, RST	_	25	50	100	kΩ		
Pull-down resistance	R <sub>DOWN</sub>	MD2	_	25	50	100	kΩ	Except Flash memory devices	
			V <sub>CC</sub> = 5.0 V, Internal frequency : 24 MHz, At normal operation.	_	48	60	mA		
	I <sub>CC</sub>		V <sub>CC</sub> = 5.0 V, Internal frequency : 24 MHz, At writing Flash memory.	_	53	65	mA	Flash memory devices	
			V <sub>CC</sub> = 5.0 V, Internal frequency : 24 MHz, At erasing Flash memory.	_	58	70	mA	Flash memory devices	
Power supply current	I <sub>ccs</sub>	V <sub>CC</sub>	V <sub>CC</sub> = 5.0 V, Internal frequency : 24 MHz, At Sleep mode.	_	25	35	mA		
	I <sub>CTS</sub>		V <sub>CC</sub> = 5.0 V, Internal frequency : 2 MHz,	_	0.3	0.8	mA	Devices without "T"-suffix	
			At Main Timer mode	_	0.4	1.0	mA	Devices with "T"-suffix	
	I <sub>CTSPLL</sub>		V <sub>CC</sub> = 5.0 V, Internal frequency : 24 MHz, At PLL Timer mode, external frequency = 4 MHz	_	4	7	mA		




### 13.4.8 Hold Timing


(T<sub>A</sub> = –40°C to +105°C, V<sub>CC</sub> = 5.0 V  $\pm$  10 %, V<sub>SS</sub> = 0.0 V, f<sub>CP</sub>  $\leq$  24 MHz)

Parameter	Parameter Symbol Pin Condition		Val	Units		
raiailletei	Syllibol	FIII	Condition	Min	Max	Ullits
$\overline{\text{Pin floating} \to \overline{\text{HAK}} \downarrow \text{time}}$	t <sub>XHAL</sub>	HAK	_	30	t <sub>CP</sub>	ns
$\overline{HAK} \uparrow time \to Pin  valid  time$	t <sub>HAHV</sub>	HAK		t <sub>CP</sub>	2 t <sub>CP</sub>	ns

Note : There is more than 1 machine cycle from when HRQ pin reads in until the  $\overline{\text{HAK}}$  is changed.







### ■ Bit setting: ESCR:SCES = 1, ECCR:SCDE = 0


 $(T_A = -40^{\circ}C~to~+125^{\circ}C,~V_{CC} = 5.0~V \pm 10\%,~f_{CP} \leq 24~MHz,~V_{SS} = 0~V)$ 

Parameter	Symbol	Pin	Condition	V		
Parameter	Symbol Fill Condition		Min	Max	Unit	
Serial clock cycle time	t <sub>SCYC</sub>	SCK2, SCK3		5 t <sub>CP</sub>	=	ns
$SCK \uparrow \rightarrow SOT$ delay time	t <sub>shovi</sub>	SCK2, SCK3 SOT2, SOT3	Internal shift clock	-50	+50	ns
Valid SIN → SCK $\downarrow$	t <sub>IVSLI</sub>	SCK2, SCK3 SIN2, SIN3	mode output pins are CL = 80 pF + 1 TTL.	t <sub>CP</sub> + 80	=	ns
$SCK \downarrow \to Valid \; SIN \; hold \; time$	t <sub>SLIXI</sub>	SCK2, SCK3 SIN2, SIN3		0	=	ns
Serial clock "H" pulse width	t <sub>SHSL</sub>	SCK2, SCK3		3 t <sub>CP</sub> - t <sub>R</sub>	-	ns
Serial clock "L" pulse width	t <sub>SLSH</sub>	SCK2, SCK3		t <sub>CP</sub> + 10	-	ns
$SCK \uparrow \rightarrow SOT$ delay time	t <sub>SHOVE</sub>	SCK2, SCK3 SOT2, SOT3		_	2 t <sub>CP</sub> + 60	ns
Valid SIN → SCK $\downarrow$	t <sub>IVSLE</sub>	SCK2, SCK3 SIN2, SIN3	External shift clock mode output pins are CL = 80 pF + 1 TTL.	30	_	ns
$SCK \downarrow \to Valid \; SIN \; hold \; time$	t <sub>SLIXE</sub>	SCK2, SCK3 SIN2, SIN3		t <sub>CP</sub> + 30	_	ns
SCK fall time	t <sub>F</sub>	SCK2, SCK3		=	10	ns
SCK rise time	t <sub>R</sub>	SCK2, SCK3		=	10	ns

Notes :  $\, \bullet \, C_L$  is load capacity value of pins when testing.

• t<sub>CP</sub> is internal operating clock cycle time (machine clock) . Refer to "Clock Timing".





## 13.4.13 I<sup>2</sup>C Timing

 $(T_A = -40^{\circ}C \text{ to } +125^{\circ}C, \ V_{CC} = AV_{CC} = 5.0 \ V \pm 10\%, \ f_{CP} \le 24 \ \text{MHz}, \ V_{SS} = AV_{SS} = 0 \ \text{V})$ 

Parameter	Symbol	Condition	Standar	Standard-mode		Fast-mode*4	
r di dilletei	Symbol Condition –		Min	Max	Min	Max	Unit
SCL clock frequency	f <sub>SCL</sub>	$R = 1.7 \text{ k}\Omega,$ $C = 50 \text{ pF*}^{1}$	0	100	0	400	kHz
Hold time for (repeated) START condition SDA $\downarrow \rightarrow$ SCL $\downarrow$	t <sub>HDSTA</sub>		4.0	_	0.6	_	μS
"L" width of the SCL clock	t <sub>LOW</sub>		4.7	_	1.3	_	μS
"H" width of the SCL clock	t <sub>HIGH</sub>		4.0	_	0.6	_	μS
Set-up time for a repeated START condition SCL $\uparrow \rightarrow$ SDA $\downarrow$	t <sub>SUSTA</sub>		4.7	_	0.6	_	μS
Data hold time $SCL \downarrow \rightarrow SDA \downarrow \uparrow$	t <sub>HDDAT</sub>		0	3.45* <sup>2</sup>	0	0.9*3	μS
Data set-up time SDA ↓ ↑ → SCL ↑	t <sub>SUDAT</sub>		250* <sup>5</sup>	_	100* <sup>5</sup>	_	ns
Set-up time for STOP condition SCL $\uparrow \rightarrow$ SDA $\uparrow$	t <sub>susто</sub>		4.0	_	0.6	_	μS
Bus free time between STOP condition and START condition	t <sub>BUS</sub>		4.7	_	1.3	_	μS

\*1: R,C: Pull-up resistor and load capacitor of the SCL and SDA lines.


 $^{\star}2$ : The maximum  $t_{HDDAT}$  has to meet at least that the device does not exceed the "L" width  $(t_{LOW})$  of the SCL signal.

\*3 : A Fast-mode  $I^2C$  -bus device can be used in a Standard-mode  $I^2C$ -bus system, but the requirement  $t_{SUDAT} \ge 250$  ns must be met.

\*4: For use at over 100 kHz, set the machine clock to at least 6 MHz.


\*5: Refer to "• Note of SDA, SCL set-up time".





Note: The rating of the input data set-up time in the device connected to the bus cannot be satisfied depending on the load capacitance or pull-up resistor.

Be sure to adjust the pull-up resistor of SDA and SCL if the rating of the input data set-up time cannot be satisfied.





Part number	Package	Remarks			
MB90F351EPMC1					
MB90F351ESPMC1					
MB90F351TEPMC1					
MB90F351TESPMC1	64-pin plastic LQFP	Flash memory products			
MB90F356EPMC1	FPT-64P-M24 10.0 mm  , 0.50 mm pitch	(64 Kbytes)			
MB90F356ESPMC1	7				
MB90F356TEPMC1					
MB90F356TESPMC1					
MB90F352EPMC1					
MB90F352ESPMC1					
MB90F352TEPMC1					
MB90F352TESPMC1	64-pin plastic LQFP FPT-64P-M24	Dual operation			
MB90F357EPMC1	10.0 mm , 0.50 mm pitch	Flash memory products (128 Kbytes)			
MB90F357ESPMC1					
MB90F357TEPMC1					
MB90F357TESPMC1					
MB90351EPMC1					
MB90351ESPMC1					
MB90351TEPMC1					
MB90351TESPMC1	64-pin plastic LQFP FPT-64P-M24	MASK ROM products			
MB90356EPMC1	10.0 mm , 0.50 mm pitch	(64 Kbytes)			
MB90356ESPMC1					
MB90356TEPMC1					
MB90356TESPMC1					
MB90352EPMC1					
MB90352ESPMC1					
MB90352TEPMC1					
MB90352TESPMC1	64-pin plastic LQFP FPT-64P-M24	MASK ROM products			
MB90357EPMC1	10.0 mm , 0.50 mm pitch	(128 Kbytes)			
MB90357ESPMC1	_				
MB90357TEPMC1					
MB90357TESPMC1					
MB90V340E-101CR					
MB90V340E-102CR	299-pin ceramic PGA	Device for evaluation			
MB90V340E-103CR	PGA-299C-A01	Device for evaluation			
MB90V340E-104CR					