



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Obsolete
Core Processor	F <sup>2</sup> MC-16LX
Core Size	16-Bit
Speed	24MHz
Connectivity	CANbus, EBI/EMI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, WDT
Number of I/O	51
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	A/D 15x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/infineon-technologies/mb90f356tespmc1-ge1">https://www.e-xfl.com/product-detail/infineon-technologies/mb90f356tespmc1-ge1</a>

## Contents

<b>Product Lineup1 (Without Clock supervisor function)</b>	<b>4</b>
<b>Product Lineup 2 (With Clock supervisor function)</b>	<b>7</b>
<b>Packages and Product Correspondence</b>	<b>12</b>
<b>Pin Assignments</b>	<b>13</b>
<b>Pin Description</b>	<b>14</b>
<b>I/O Circuit Type</b>	<b>19</b>
<b>Handling Devices</b>	<b>22</b>
<b>Block Diagrams</b>	<b>27</b>
<b>Memory Map</b>	<b>33</b>
<b>I/O Map</b>	<b>34</b>
<b>CAN Controllers</b>	<b>42</b>
<b>Interrupt Factors, Interrupt Vectors, Interrupt</b>	
<b>Control Register</b>	<b>50</b>
<b>Electrical Characteristics</b>	<b>51</b>
Absolute Maximum Ratings	51
Recommended Operating Conditions	53
DC Characteristics	54
AC Characteristics	59
Clock Timing	59
<b>Reset Standby Input</b>	<b>62</b>
<b>Power On Reset</b>	<b>63</b>
<b>Clock Output Timing</b>	<b>63</b>
<b>Bus Timing (Read)</b>	<b>64</b>
<b>Bus Timing (Write)</b>	<b>66</b>
<b>Ready Input Timing</b>	<b>67</b>
<b>Hold Timing</b>	<b>68</b>
<b>LIN-UART2/3</b>	<b>69</b>
<b>Trigger Input Timing</b>	<b>73</b>
<b>Timer Related Resource Input Timing</b>	<b>74</b>
<b>Timer Related Resource Output Timing</b>	<b>74</b>
<b>I2C Timing</b>	<b>75</b>
<b>A/D Converter</b>	<b>76</b>
Definition of A/D Converter Terms	80
Flash Memory Program/Erase Characteristics	82
<b>Ordering Information</b>	<b>83</b>
<b>Package Dimensions</b>	<b>85</b>
<b>Major Changes</b>	<b>87</b>






## 1. Product Lineup1 (Without Clock supervisor function)

### ■ Flash memory products




Parameter	Part Number MB90F351E MB90F352E	Part Number MB90F351TE MB90F352TE	Part Number MB90F351ES MB90F352ES	Part Number MB90F351TES MB90F352TES
Type	Flash memory products			
CPU	F <sup>2</sup> MC-16LX CPU			
System clock	PLL clock multiplication circuit ( $\times 1, \times 2, \times 3, \times 4, \times 6, 1/2$ when PLL stops) Minimum instruction execution time : 42 ns (oscillation clock 4 MHz, PLL $\times 6$ )			
ROM	64 Kbytes Flash memory : MB90F351E(S), MB90F351TE(S) 128 Kbytes Dual operation Flash memory (Erase/write and read can be operated at the same time) : MB90F352E(S), MB90F352TE(S)			
RAM	4 Kbytes			
Emulator-specific power supply*	—			
Sub clock pin (X0A, X1A) (Max 100 kHz)	Yes		No	
Clock supervisor	No			
Low voltage/CPU operation detection reset	No	Yes	No	Yes
Operating voltage	3.5 V to 5.5 V : at normal operating (not using A/D converter) 4.0 V to 5.5 V : at using A/D converter/Flash programming 4.5 V to 5.5 V : at using external bus			
Operating temperature	−40°C to +125°C			
Package	LQFP-64			
LIN-UART	2 channels Wide range of baud rate settings using a dedicated baud rate generator (reload timer) Special synchronous options for adapting to different synchronous serial protocols LIN functionality working either as master or slave LIN device			
I <sup>2</sup> C (400 kbps)	1 channel			
A/D converter	15 channels 10-bit or 8-bit resolution Conversion time : Min 3 µs includes sample time (per one channel)			
16-bit reload timer (2 channels)	Operation clock frequency : fsys/2 <sup>1</sup> , fsys/2 <sup>3</sup> , fsys/2 <sup>5</sup> (fsys = Machine clock frequency) Supports External Event Count function.			
16-bit Free-run timer (2 channels)	Free-run Timer 0 (clock input FRCK0) corresponds to ICU0/1. Free-run Timer 1 (clock input FRCK1) corresponds to ICU4/5/6/7, OCU4/5/6/7. Signals an interrupt when overflowing. Supports Timer Clear when it matches Output Compare (ch.0, ch.4). Operation clock frequency : fsys, fsys/2 <sup>1</sup> , fsys/2 <sup>2</sup> , fsys/2 <sup>3</sup> , fsys/2 <sup>4</sup> , fsys/2 <sup>5</sup> , fsys/2 <sup>6</sup> , fsys/2 <sup>7</sup> (fsys = Machine clock frequency)			
16-bit output compare	4 channels Signals an interrupt when 16-bit free-run Timer matches with output compare registers. A pair of compare registers can be used to generate an output signal.			

(Continued)

## 6. I/O Circuit Type

Type	Circuit	Remarks
A	 <p>Standby control signal</p>	Oscillation circuit High-speed oscillation feedback resistor = approx. 1 MΩ
B	 <p>Standby control signal</p>	Oscillation circuit Low-speed oscillation feedback resistor = approx. 10 MΩ
C	 <p>CMOS hysteresis inputs</p>	<ul style="list-style-type: none"> <li>■ MASK ROM device</li> <li>CMOS hysteresis input pin</li> <li>■ Flash memory device</li> <li>CMOS input pin</li> </ul>
D	 <p>CMOS hysteresis inputs</p>	<ul style="list-style-type: none"> <li>■ MASK ROM device</li> <li>CMOS hysteresis input pin</li> <li>Pull-down resistor value: approx. 50 kΩ</li> <li>■ Flash memory device</li> <li>CMOS input pin</li> <li>No Pull-down</li> </ul>
E	 <p>CMOS hysteresis inputs</p>	<ul style="list-style-type: none"> <li>CMOS hysteresis input pin</li> <li>Pull-up resistor value: approx. 50 kΩ</li> </ul>

*(Continued)*

Type	Circuit	Remarks
I	 <p>Pout Nout R CMOS hysteresis inputs Automotive input Standby control for input shutdown Analog input</p>	<ul style="list-style-type: none"> <li>■ CMOS level output (<math>I_{OL} = 4 \text{ mA}</math>, <math>I_{OH} = -4 \text{ mA}</math>)</li> <li>■ CMOS hysteresis inputs (With the standby-time input shutdown function)</li> <li>■ Automotive input (With the standby-time input shutdown function)</li> <li>■ Analog input for A/D converter</li> </ul>
K		Protection circuit for power supply input
L	 <p>ANE AVR ANE</p>	<ul style="list-style-type: none"> <li>■ With the protection circuit of A/D converter reference voltage power input pin</li> <li>■ Flash memory devices do not have a protection circuit against <math>V_{CC}</math> for pin AVRH.</li> </ul>

*(Continued)*

During an internal RAM write cycle, low voltage reset is generated after the completion of writing. During the output of this internal reset, the reset output from the low voltage detection reset circuit is suppressed.

## (2) CPU operation detection reset circuit

The CPU operation detection reset circuit is a counter that prevents program runaway. The counter starts automatically after a power-on reset, and must be continually and regularly cleared within a given time. If the given time interval elapses and the counter has not been cleared, a cause such as infinite program looping is assumed and an internal reset signal is generated. The internal reset generated from the CPU operation detection circuit has a width of 5 machine cycles.

Interval time
$2^{20}/F_C$ (approx. 262 ms*)

\* : This value assumes the interval time at an oscillation clock frequency of 4 MHz.

During recovery from standby mode, the detection period is the maximum interval plus 20  $\mu$ s.

This circuit does not operate in modes where CPU operation is stopped.


The CPU operation detection reset circuit counter is cleared under any of the following conditions.

- “0” writing to CL bit of LVRC register
- Internal reset
- Main oscillation clock stop
- Transit to sleep mode
- Transit to timebase timer mode and watch mode

## 19. Internal CR oscillation circuit

Parameter	Symbol	Value			Unit
		Min	Typ	Max	
Oscillation frequency	$f_{RC}$	50	100	200	kHz
Oscillation stabilization wait time	tstab	—	—	100	$\mu$ s

## ■ MB90V340E-103/104



**List of Control Registers**

Address	Register	Abbreviation	Access	Initial Value
<b>CAN1</b>				
000080 <sub>H</sub>	Message buffer enable register	BVALR	R/W	00000000 <sub>B</sub>
000081 <sub>H</sub>				00000000 <sub>B</sub>
000082 <sub>H</sub>	Transmit request register	TREQR	R/W	00000000 <sub>B</sub>
000083 <sub>H</sub>				00000000 <sub>B</sub>
000084 <sub>H</sub>	Transmit cancel register	TCANR	W	00000000 <sub>B</sub>
000085 <sub>H</sub>				00000000 <sub>B</sub>
000086 <sub>H</sub>	Transmission complete register	TCR	R/W	00000000 <sub>B</sub>
000087 <sub>H</sub>				00000000 <sub>B</sub>
000088 <sub>H</sub>	Receive complete register	RCR	R/W	00000000 <sub>B</sub>
000089 <sub>H</sub>				00000000 <sub>B</sub>
00008A <sub>H</sub>	Remote request receiving register	RRTRR	R/W	00000000 <sub>B</sub>
00008B <sub>H</sub>				00000000 <sub>B</sub>
00008C <sub>H</sub>	Receive overrun register	ROVRR	R/W	00000000 <sub>B</sub>
00008D <sub>H</sub>				00000000 <sub>B</sub>
00008E <sub>H</sub>	Reception interrupt enable register	RIER	R/W	00000000 <sub>B</sub>
00008F <sub>H</sub>				00000000 <sub>B</sub>

*(Continued)*

**List of Message Buffers (DLC Registers and Data Registers)**

Address	Register	Abbreviation	Access	Initial Value
<b>CAN1</b>				
007C60 <sub>H</sub>	DLC register 0	DLCR0	R/W	XXXXXXXX <sub>B</sub>
007C61 <sub>H</sub>				
007C62 <sub>H</sub>	DLC register 1	DLCR1	R/W	XXXXXXXX <sub>B</sub>
007C63 <sub>H</sub>				
007C64 <sub>H</sub>	DLC register 2	DLCR2	R/W	XXXXXXXX <sub>B</sub>
007C65 <sub>H</sub>				
007C66 <sub>H</sub>	DLC register 3	DLCR3	R/W	XXXXXXXX <sub>B</sub>
007C67 <sub>H</sub>				
007C68 <sub>H</sub>	DLC register 4	DLCR4	R/W	XXXXXXXX <sub>B</sub>
007C69 <sub>H</sub>				
007C6A <sub>H</sub>	DLC register 5	DLCR5	R/W	XXXXXXXX <sub>B</sub>
007C6B <sub>H</sub>				
007C6C <sub>H</sub>	DLC register 6	DLCR6	R/W	XXXXXXXX <sub>B</sub>
007C6D <sub>H</sub>				
007C6E <sub>H</sub>	DLC register 7	DLCR7	R/W	XXXXXXXX <sub>B</sub>
007C6F <sub>H</sub>				
007C70 <sub>H</sub>	DLC register 8	DLCR8	R/W	XXXXXXXX <sub>B</sub>
007C71 <sub>H</sub>				
007C72 <sub>H</sub>	DLC register 9	DLCR9	R/W	XXXXXXXX <sub>B</sub>
007C73 <sub>H</sub>				
007C74 <sub>H</sub>	DLC register 10	DLCR10	R/W	XXXXXXXX <sub>B</sub>
007C75 <sub>H</sub>				
007C76 <sub>H</sub>	DLC register 11	DLCR11	R/W	XXXXXXXX <sub>B</sub>
007C77 <sub>H</sub>				
007C78 <sub>H</sub>	DLC register 12	DLCR12	R/W	XXXXXXXX <sub>B</sub>
007C79 <sub>H</sub>				
007C7A <sub>H</sub>	DLC register 13	DLCR13	R/W	XXXXXXXX <sub>B</sub>
007C7B <sub>H</sub>				
007C7C <sub>H</sub>	DLC register 14	DLCR14	R/W	XXXXXXXX <sub>B</sub>
007C7D <sub>H</sub>				
007C7E <sub>H</sub>	DLC register 15	DLCR15	R/W	XXXXXXXX <sub>B</sub>
007C7F <sub>H</sub>				

*(Continued)*

Address	Register	Abbreviation	Access	Initial Value
<b>CAN1</b>				
007C80 <sub>H</sub> to 007C87 <sub>H</sub>	Data register 0 (8 bytes)	DTR0	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007C88 <sub>H</sub> to 007C8F <sub>H</sub>	Data register 1 (8 bytes)	DTR1	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007C90 <sub>H</sub> to 007C97 <sub>H</sub>	Data register 2 (8 bytes)	DTR2	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007C98 <sub>H</sub> to 007C9F <sub>H</sub>	Data register 3 (8 bytes)	DTR3	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007CA0 <sub>H</sub> to 007CA7 <sub>H</sub>	Data register 4 (8 bytes)	DTR4	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007CA8 <sub>H</sub> to 007CAF <sub>H</sub>	Data register 5 (8 bytes)	DTR5	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007CB0 <sub>H</sub> to 007CB7 <sub>H</sub>	Data register 6 (8 bytes)	DTR6	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007CB8 <sub>H</sub> to 007CBF <sub>H</sub>	Data register 7 (8 bytes)	DTR7	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007CC0 <sub>H</sub> to 007CC7 <sub>H</sub>	Data register 8 (8 bytes)	DTR8	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007CC8 <sub>H</sub> to 007CCF <sub>H</sub>	Data register 9 (8 bytes)	DTR9	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007CD0 <sub>H</sub> to 007CD7 <sub>H</sub>	Data register 10 (8 bytes)	DTR10	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007CD8 <sub>H</sub> to 007CDF <sub>H</sub>	Data register 11 (8 bytes)	DTR11	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007CE0 <sub>H</sub> to 007CE7 <sub>H</sub>	Data register 12 (8 bytes)	DTR12	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>
007CE8 <sub>H</sub> to 007CEF <sub>H</sub>	Data register 13 (8 bytes)	DTR13	R/W	XXXXXXXX <sub>B</sub> to XXXXXXXX <sub>B</sub>

*(Continued)*

*(Continued)*

Interrupt cause	EI <sup>2</sup> OS corresponding	DMA ch number	Interrupt vector		Interrupt control register	
			Number	Address	Number	Address
UART 2 RX	Y2	14	#39	FFFF60 <sub>H</sub>	ICR14	0000BE <sub>H</sub>
UART 2 TX	Y1	15	#40	FFFF5C <sub>H</sub>		
Flash Memory	N	—	#41	FFFF58 <sub>H</sub>	ICR15	0000BF <sub>H</sub>
Delayed Interrupt	N	—	#42	FFFF54 <sub>H</sub>		

Y1 : Usable

 Y2 : Usable, with EI<sup>2</sup>OS stop function

N : Unusable

- Notes :
- The peripheral resources sharing the ICR register have the same interrupt level.
  - When the peripheral resources sharing the ICR register use extended intelligent I/O service, only one can use EI<sup>2</sup>OS at a time.
  - When either of the two peripheral resources sharing the ICR register specifies EI<sup>2</sup>OS, the other one cannot use interrupts.

## 13. Electrical Characteristics

### 13.1 Absolute Maximum Ratings

Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
Power supply voltage* <sup>1</sup>	V <sub>CC</sub>	V <sub>SS</sub> – 0.3	V <sub>SS</sub> + 6.0	V	
	AV <sub>CC</sub>	V <sub>SS</sub> – 0.3	V <sub>SS</sub> + 6.0	V	V <sub>CC</sub> = AV <sub>CC</sub> * <sup>2</sup>
	AVRH	V <sub>SS</sub> – 0.3	V <sub>SS</sub> + 6.0	V	AV <sub>CC</sub> ≥ AVRH* <sup>2</sup>
Input voltage* <sup>1</sup>	V <sub>I</sub>	V <sub>SS</sub> – 0.3	V <sub>SS</sub> + 6.0	V	* <sup>3</sup>
Output voltage* <sup>1</sup>	V <sub>O</sub>	V <sub>SS</sub> – 0.3	V <sub>SS</sub> + 6.0	V	* <sup>3</sup>
Maximum Clamp Current	I <sub>CLAMP</sub>	–4.0	+4.0	mA	* <sup>5</sup>
Total Maximum Clamp Current	Σ I <sub>CLAMP</sub>	—	40	mA	* <sup>5</sup>
“L” level maximum output current	I <sub>OL</sub>	—	15	mA	* <sup>4</sup>
“L” level average output current	I <sub>OLAV</sub>	—	4	mA	* <sup>4</sup>
“L” level maximum overall output current	ΣI <sub>OL</sub>	—	100	mA	* <sup>4</sup>
“L” level average overall output current	ΣI <sub>OLAV</sub>	—	50	mA	* <sup>4</sup>
“H” level maximum output current	I <sub>OH</sub>	—	–15	mA	* <sup>4</sup>
“H” level average output current	I <sub>OHAV</sub>	—	–4	mA	* <sup>4</sup>
“H” level maximum overall output current	ΣI <sub>OH</sub>	—	–100	mA	* <sup>4</sup>
“H” level average overall output current	ΣI <sub>OHAV</sub>	—	–50	mA	* <sup>4</sup>
Power consumption	P <sub>D</sub>	—	454	mW	
Operating temperature	T <sub>A</sub>	–40	+105	°C	
		–40	+125	°C	* <sup>6</sup>
Storage temperature	T <sub>STG</sub>	–55	+150	°C	


*(Continued)*

$(T_A = -40^\circ\text{C} \text{ to } +125^\circ\text{C}, V_{CC} = 5.0 \text{ V} \pm 10\%, f_{CP} \leq 24 \text{ MHz}, V_{SS} = AV_{SS} = 0 \text{ V})$ 

Parameter	Symbol	Pin	Condition	Value			Unit	Remarks
				Min	Typ	Max		
Power supply current	I <sub>CCLS</sub>	V <sub>CC</sub>	V <sub>CC</sub> = 5.0 V, Internal frequency: 8 kHz, During stopping clock supervisor, At sub sleep T <sub>A</sub> = +25°C	—	20	50	μA	MB90351E MB90F351E MB90352E MB90F352E MB90356E MB90F356E MB90357E MB90F357E
			V <sub>CC</sub> = 5.0 V, Internal frequency: 8 kHz, During operating clock supervisor, At sub sleep T <sub>A</sub> = +25°C	—	60	200	μA	MB90356E MB90F356E MB90357E MB90F357E
			V <sub>CC</sub> = 5.0 V, Internal CR oscillation/ 4 division, At sub sleep T <sub>A</sub> = +25°C	—	60	200	μA	MB90356ES MB90F356ES MB90357ES MB90F357ES
			V <sub>CC</sub> = 5.0 V, Internal frequency: 8 kHz, At sub sleep T <sub>A</sub> = +25°C	—	70	150	μA	MB90351TE MB90F351TE MB90352TE MB90F352TE MB90356TE MB90F356TE MB90357TE MB90F357TE
			V <sub>CC</sub> = 5.0 V, Internal frequency: 8 kHz, During operating clock supervisor, At sub sleep T <sub>A</sub> = +25°C	—	110	300	μA	MB90356TE MB90F356TE MB90357TE MB90F357TE
			V <sub>CC</sub> = 5.0 V, Internal CR oscillation/ 4 division, At sub sleep T <sub>A</sub> = +25°C	—	110	300	μA	MB90356TES MB90F356TES MB90357TES MB90F357TES

*(Continued)*


Note : If you change the power supply voltage too rapidly, a power on reset may occur. We recommend that you start up smoothly by restraining voltages when changing the power supply voltage during operation, as shown in the figure below. Perform while not using the PLL clock. However, if voltage drops are within 1 V/s, you can operate while using the PLL clock.



#### 13.4.4 Clock Output Timing

( $T_A = -40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$ ,  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $V_{SS} = 0.0 \text{ V}$ ,  $f_{CP} \leq 24 \text{ MHz}$ )

Parameter	Symbol	Pin	Condition	Value		Unit	Remarks
				Min	Max		
Cycle time	$t_{CYC}$	CLK	—	62.5	—	ns	$f_{CP} = 16 \text{ MHz}$
				41.67	—	ns	$f_{CP} = 24 \text{ MHz}$
$\text{CLK} \uparrow \rightarrow \text{CLK} \downarrow$	$t_{CHCL}$	CLK	—	20	—	ns	$f_{CP} = 16 \text{ MHz}$
				13	—	ns	$f_{CP} = 24 \text{ MHz}$




#### 13.4.10 Trigger Input Timing

( $T_A = -40^\circ\text{C}$  to  $+125^\circ\text{C}$ ,  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $f_{CP} \leq 24 \text{ MHz}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ )

Parameter	Symbol	Pin	Condition	Value		Unit
				Min	Max	
Input pulse width	$t_{TRGH}$ $t_{TRGL}$	INT8 to INT15, INT9R to INT11R, ADTG	—	5 $t_{CP}$	—	ns

INT8 to INT15,  
INT9R to INT11R,  
ADTG




#### 13.4.11 Timer Related Resource Input Timing

( $T_A = -40^\circ\text{C}$  to  $+125^\circ\text{C}$ ,  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $f_{CP} \leq 24 \text{ MHz}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ )

Parameter	Symbol	Pin	Condition	Value		Unit
				Min	Max	
Input pulse width	$t_{TIWH}$	TIN1, TIN3, IN0, IN1, IN4 to IN7	—	4 $t_{CP}$	—	ns
	$t_{TIWL}$					


TIN1, TIN3,  
IN0, IN1,  
IN4 to IN7



#### 13.4.12 Timer Related Resource Output Timing

( $T_A = -40^\circ\text{C}$  to  $+125^\circ\text{C}$ ,  $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $f_{CP} \leq 24 \text{ MHz}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ )

Parameter	Symbol	Pin	Condition	Value		Unit
				Min	Max	
CLK $\uparrow \rightarrow T_{OUT}$ change time	$t_{TO}$	TOT1, TOT3, PPG4, PPG6, PPG8 to PPGF	—	30	—	ns



### 13.4.13 I<sup>2</sup>C Timing

( $T_A = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ,  $V_{CC} = AV_{CC} = 5.0\text{ V} \pm 10\%$ ,  $f_{CP} \leq 24\text{ MHz}$ ,  $V_{SS} = AV_{SS} = 0\text{ V}$ )

Parameter	Symbol	Condition	Standard-mode		Fast-mode* <sup>4</sup>		Unit
			Min	Max	Min	Max	
SCL clock frequency	$f_{SCL}$	$R = 1.7\text{ k}\Omega$ , $C = 50\text{ pF}^{*1}$	0	100	0	400	kHz
Hold time for (repeated) START condition $SDA \downarrow \rightarrow SCL \downarrow$	$t_{HDSTA}$		4.0	—	0.6	—	$\mu\text{s}$
“L” width of the SCL clock	$t_{LOW}$		4.7	—	1.3	—	$\mu\text{s}$
“H” width of the SCL clock	$t_{HIGH}$		4.0	—	0.6	—	$\mu\text{s}$
Set-up time for a repeated START condition $SCL \uparrow \rightarrow SDA \downarrow$	$t_{SUSTA}$		4.7	—	0.6	—	$\mu\text{s}$
Data hold time $SCL \downarrow \rightarrow SDA \downarrow \uparrow$	$t_{HDDAT}$		0	$3.45^{*2}$	0	$0.9^{*3}$	$\mu\text{s}$
Data set-up time $SDA \downarrow \uparrow \rightarrow SCL \uparrow$	$t_{SUDAT}$		$250^{*5}$	—	$100^{*5}$	—	ns
Set-up time for STOP condition $SCL \uparrow \rightarrow SDA \uparrow$	$t_{SUSTO}$		4.0	—	0.6	—	$\mu\text{s}$
Bus free time between STOP condition and START condition	$t_{BUS}$		4.7	—	1.3	—	$\mu\text{s}$

\*1 : R,C : Pull-up resistor and load capacitor of the SCL and SDA lines.


\*2 : The maximum  $t_{HDDAT}$  has to meet at least that the device does not exceed the “L” width ( $t_{LOW}$ ) of the SCL signal.

\*3 : A Fast-mode I<sup>2</sup>C -bus device can be used in a Standard-mode I<sup>2</sup>C-bus system, but the requirement  $t_{SUDAT} \geq 250\text{ ns}$  must be met.

\*4 : For use at over 100 kHz, set the machine clock to at least 6 MHz.

\*5 : Refer to “• Note of SDA, SCL set-up time”.

- Analog input equivalence circuit



MB90F351E(S), MB90F351TE(S), MB90F352E(S), MB90F352TE(S),  
 MB90F356E(S), MB90F356TE(S), MB90F357E(S), MB90F357TE(S)

	R	C
$4.5 \text{ V} \leq AV_{CC} \leq 5.5 \text{ V}$	2.0 kΩ (Max)	16.0 pF (Max)
$4.0 \text{ V} \leq AV_{CC} \leq 4.5 \text{ V}$	8.2 kΩ (Max)	16.0 pF (Max)

MB90351E(S), MB90351TE(S), MB90352E(S), MB90352TE(S),  
 MB90356E(S), MB90356TE(S), MB90357E(S), MB90357TE(S),  
 MB90V340E-101/102/103/104



	R	C
$4.5 \text{ V} \leq AV_{CC} \leq 5.5 \text{ V}$	2.0 kΩ (Max)	14.4 pF (Max)
$4.0 \text{ V} \leq AV_{CC} \leq 4.5 \text{ V}$	8.2 kΩ (Max)	14.4 pF (Max)


Note : The value is reference value.

- Flash memory device

- Relation between External impedance and minimum sampling time

(MB90F351E(S), MB90F351TE(S), MB90F352E(S), MB90F352TE(S),  
 MB90F356E(S), MB90F356TE(S), MB90F357E(S), MB90F357TE(S))



*(Continued)*


$$\text{Non linearity error of digital output } N = \frac{V_{NT} - \{1 \text{ LSB} \times (N - 1) + V_{OT}\}}{1 \text{ LSB}} \text{ [LSB]}$$

$$\text{Differential linearity error of digital output } N = \frac{V_{(N+1)T} - V_{NT}}{1 \text{ LSB}} - 1 \text{ LSB \text{ [LSB]}}$$

$$1 \text{ LSB} = \frac{V_{EST} - V_{OT}}{1022} \text{ [V]}$$

N : A/D converter digital output value

V<sub>OT</sub> : Voltage at which digital output transits from "000<sub>H</sub>" to "001<sub>H</sub>".

V<sub>FST</sub> : Voltage at which digital output transits from "3FE<sub>H</sub>" to "3FF<sub>H</sub>".

### 13.7 Flash Memory Program/Erase Characteristics

#### ■ Dual Operation Flash Memory

Parameter	Conditions	Value			Unit	Remarks
		Min	Typ	Max		
Sector erase time (4 Kbytes sector)	$T_A = +25^\circ\text{C}$ $V_{CC} = 5.0 \text{ V}$	—	0.2	0.5	s	Excludes programming prior to erasure
Sector erase time (16 Kbytes sector)		—	0.5	7.5	s	Excludes programming prior to erasure
Chip erase time		—	4.6	—	s	Excludes programming prior to erasure
Word (16-bit width) programming time		—	64	3600	$\mu\text{s}$	Except for the overhead time of the system level
Program/Erase cycle	—	10000	—	—	cycle	

Parameter	Conditions	Value			Unit	Remarks
		Min	Typ	Max		
Flash memory Data Retention Time	Average $T_A = +85^\circ\text{C}$	20	—	—	year	*

\* : Corresponding value comes from the technology reliability evaluation result.

(Using Arrhenius equation to translate high temperature measurements test result into normalized value at  $+85^\circ\text{C}$ )

## 14. Ordering Information

Part number	Package	Remarks
MB90F351EPMC	64-pin plastic LQFP FPT-64P-M23 12.0 mm $\square$ , 0.65 mm pitch	Flash memory products (64 Kbytes)
MB90F351ESPMC		
MB90F351TEPMC		
MB90F351TESPMC		
MB90F356EPMC		
MB90F356ESPMC		
MB90F356TEPMC		
MB90F356TESPMC		
MB90F352EPMC	64-pin plastic LQFP FPT-64P-M23 12.0 mm $\square$ , 0.65 mm pitch	Dual operation Flash memory products (128 Kbytes)
MB90F352ESPMC		
MB90F352TEPMC		
MB90F352TESPMC		
MB90F357EPMC		
MB90F357ESPMC		
MB90F357TEPMC		
MB90F357TESPMC		
MB90351EPMC	64-pin plastic LQFP FPT-64P-M23 12.0 mm $\square$ , 0.65 mm pitch	MASK ROM products (64 Kbytes)
MB90351ESPMC		
MB90351TEPMC		
MB90351TESPMC		
MB90356EPMC		
MB90356ESPMC		
MB90356TEPMC		
MB90356TESPMC		
MB90352EPMC	64-pin plastic LQFP FPT-64P-M23 12.0 mm $\square$ , 0.65 mm pitch	MASK ROM products (128 Kbytes)
MB90352ESPMC		
MB90352TEPMC		
MB90352TESPMC		
MB90357EPMC		
MB90357ESPMC		
MB90357TEPMC		
MB90357TESPMC		


(Continued)

*(Continued)*

Part number	Package	Remarks
MB90F351EPMC1	64-pin plastic LQFP FPT-64P-M24 10.0 mm $\square$ , 0.50 mm pitch	Flash memory products (64 Kbytes)
MB90F351ESPMC1		
MB90F351TEPMC1		
MB90F351TESPMC1		
MB90F356EPMC1		
MB90F356ESPMC1		
MB90F356TEPMC1		
MB90F356TESPMC1	64-pin plastic LQFP FPT-64P-M24 10.0 mm $\square$ , 0.50 mm pitch	Dual operation Flash memory products (128 Kbytes)
MB90F352EPMC1		
MB90F352ESPMC1		
MB90F352TEPMC1		
MB90F352TESPMC1		
MB90F357EPMC1		
MB90F357ESPMC1		
MB90F357TEPMC1	64-pin plastic LQFP FPT-64P-M24 10.0 mm $\square$ , 0.50 mm pitch	MASK ROM products (64 Kbytes)
MB90F357TESPMC1		
MB90351EPMC1		
MB90351ESPMC1		
MB90351TEPMC1		
MB90351TESPMC1		
MB90356EPMC1		
MB90356ESPMC1	64-pin plastic LQFP FPT-64P-M24 10.0 mm $\square$ , 0.50 mm pitch	MASK ROM products (128 Kbytes)
MB90356TEPMC1		
MB90356TESPMC1		
MB90352EPMC1		
MB90352ESPMC1		
MB90352TEPMC1		
MB90352TESPMC1		
MB90V340E-101CR	299-pin ceramic PGA PGA-299C-A01	Device for evaluation
MB90V340E-102CR		
MB90V340E-103CR		
MB90V340E-104CR		


(Continued)

64-pin plastic LQFP



(FPT-64P-M24)

Lead pitch	0.50 mm
Package width × package length	10.0 × 10.0 mm
Lead shape	Gullwing
Sealing method	Plastic mold
Mounting height	1.70 mm MAX
Weight	0.32 g
Code (Reference)	P-LFQFP64-10×10-0.50



## 15. Major Changes

Page	Section	Change Results
—	—	The following names are changed. UART → LIN-UART 16-bit I/O timer → 16-bit free-run timer
26	Handling Devices	Added the section "13. Serial Communication".
51	Electrical Characteristics Absolute Maximum Ratings	Changed the maximum value of power consumption.
63	Electrical Characteristics AC Characteristics	Changed the "(4) Clock Output Timing". Changed the Minimum value of cycle time. (41.76 → 41.67)
69 to 73		Changed the notation of "(9) LIN-UART".
78	A/D Converter	Changed the notation of "Zero reading voltage" and "full scale reading voltage".
85	Ordering Information	Changed the part number; MB90V340E-101 → MB90V340E-101CR MB90V340E-102 → MB90V340E-102CR MB90V340E-103 → MB90V340E-103CR MB90V340E-104 → MB90V340E-104CR

NOTE: Please see "Document History" about later revised information.

## Document History

Document Title: MB90350E Series F <sup>2</sup> MC-16LX 16-bit Microcontrollers Document Number: 002-04493				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	—	AKIH	10/12/2006	Migrated to Cypress and assigned document number 002-04993. No change to document contents or format.
*A	5193077	AKIH	04/07/2016	Updated to Cypress template