



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Obsolete
Core Processor	Coldfire V1
Core Size	32-Bit Single-Core
Speed	50MHz
Connectivity	CANbus, EBI/EMI, I <sup>2</sup> C, SCI, SPI, USB OTG
Peripherals	LVD, PWM, WDT
Number of I/O	47
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 8x16b; D/A 1x12b
Oscillator Type	External
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (12x12)
Purchase URL	<a href="https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=mcf51mm128vlk">https://www.e-xfl.com/pro/item?MUrl=&amp;PartUrl=mcf51mm128vlk</a>

# Table of Contents

1	Features . . . . .	.3
2	Pinouts and Pin Assignments . . . . .	.8
2.1	104-Pin MAPBGA . . . . .	.8
2.2	100-Pin LQFP . . . . .	.9
2.3	81-Pin MAPBGA . . . . .	.10
2.4	80-Pin LQFP . . . . .	.11
2.5	Pin Assignments . . . . .	.12
3	Electrical Characteristics . . . . .	.17
3.1	Parameter Classification . . . . .	.17
3.2	Absolute Maximum Ratings . . . . .	.17
3.3	Thermal Characteristics . . . . .	.18
3.4	ESD Protection Characteristics . . . . .	.20
3.5	DC Characteristics . . . . .	.21
3.6	Supply Current Characteristics . . . . .	.23
3.7	PRACMP Electrical Parameters . . . . .	.26
3.8	12-Bit DAC Electrical Parameters . . . . .	.26
3.9	ADC Characteristics . . . . .	.28
3.10	MCG and External Oscillator (XOSC) Characteristics . . . . .	.35
3.11	Mini-FlexBus Timing Specifications . . . . .	.38
3.12	AC Characteristics . . . . .	.39
3.13	SPI Characteristics . . . . .	.43
3.14	Flash Specifications . . . . .	.45
3.15	USB Electricals . . . . .	.46
3.16	VREF Electrical Specifications . . . . .	.47
3.17	TRIAMP Electrical Parameters . . . . .	.49
3.18	OPAMP Electrical Parameters . . . . .	.50
4	Ordering Information . . . . .	.51
4.1	Part Numbers . . . . .	.51
4.2	Package Information . . . . .	.52
4.3	Mechanical Drawings . . . . .	.52
5	Revision History . . . . .	.53

## List of Figures

Figure 1.	MCF51MM256/128 Block Diagram . . . . .	.6
Figure 2.	104-Pin MAPBGA . . . . .	.8
Figure 3.	100-Pin LQFP . . . . .	.9
Figure 4.	81-Pin MAPBGA . . . . .	.10
Figure 5.	80-Pin LQFP . . . . .	.11
Figure 6.	Stop IDD versus Temperature . . . . .	.25
Figure 7.	Offset at Half Scale vs Temperature . . . . .	.28
Figure 8.	ADC Input Impedance Equivalency Diagram . . . . .	.30
Figure 9.	Mini-FlexBus Read Timing . . . . .	.39
Figure 10.	Mini-FlexBus Write Timing . . . . .	.39
Figure 11.	Reset Timing . . . . .	.41
Figure 12.	IRQ/KBIPx Timing . . . . .	.41
Figure 13.	Timer External Clock . . . . .	.42
Figure 14.	Timer Input Capture Pulse . . . . .	.42

Figure 15.	SPI Master Timing (CPHA = 0) . . . . .	.44
Figure 16.	SPI Master Timing (CPHA = 1) . . . . .	.44
Figure 17.	SPI Slave Timing (CPHA = 0) . . . . .	.45
Figure 18.	SPI Slave Timing (CPHA = 1) . . . . .	.45
Figure 19.	Typical VREF Output vs. Temperature . . . . .	.48
Figure 20.	Typical VREF Output vs. V <sub>DD</sub> . . . . .	.48

## List of Tables

Table 1.	MCF51MM256/128 Features by MCU and Package . . . . .	.3
Table 2.	MCF51MM256/128 Functional Units . . . . .	.6
Table 3.	Package Pin Assignments . . . . .	.12
Table 4.	Parameter Classifications . . . . .	.17
Table 5.	Absolute Maximum Ratings . . . . .	.18
Table 6.	Thermal Characteristics . . . . .	.19
Table 7.	ESD and Latch-up Test Conditions . . . . .	.20
Table 8.	ESD and Latch-Up Protection Characteristics . . . . .	.20
Table 9.	DC Characteristics . . . . .	.21
Table 10.	Supply Current Characteristics . . . . .	.23
Table 11.	Typical Stop Mode Adders . . . . .	.24
Table 12.	PRACMP Electrical Specifications . . . . .	.26
Table 13.	DAC 12LV Operating Requirements . . . . .	.26
Table 14.	DAC 12-Bit Operating Behaviors . . . . .	.27
Table 15.	16-bit ADC Operating Conditions . . . . .	.28
Table 16.	16-bit SAR ADC Characteristics full operating range (VREFH = VDDA > 1.8, VREFL = VSSA ≤ 8 Hz, -40 °C to 85 °C) . . . . .	.30
Table 17.	16-bit SAR ADC Characteristics full operating range (VREFH = VDDA ≥ 2.7 V, VREFL = VSSA, f <sub>ADACK</sub> ≤ 4 MHz, ADHSC=1) . . . . .	.33
Table 18.	MCG (Temperature Range = -40 °C to 105 °C Ambient) . . . . .	.35
Table 19.	XOSC Specifications (Temperature Range = -40 °C to 105 °C Ambient) . . . . .	.37
Table 20.	Mini-FlexBus AC Timing Specifications . . . . .	.38
Table 21.	Control Timing . . . . .	.40
Table 22.	TPM Input Timing . . . . .	.41
Table 23.	SPI Timing . . . . .	.43
Table 24.	Flash Characteristics . . . . .	.46
Table 25.	Internal USB 3.3 V Voltage Regulator Characteristics . . . . .	.46
Table 26.	VREF Electrical Specifications . . . . .	.47
Table 27.	VREF Limited Range Operating Behaviors . . . . .	.47
Table 28.	TRIAMP Electrical Characteristics 1.8-3.6 V, -40°C~105°C . . . . .	.49
Table 29.	OPAMP Characteristics 1.8-3.6 V . . . . .	.50
Table 30.	Orderable Part Number Summary . . . . .	.51
Table 31.	Package Descriptions . . . . .	.52
Table 32.	Revision History . . . . .	.53

The following table describes the functional units of the MCF51MM256/128.

**Table 2. MCF51MM256/128 Functional Units**

Unit	Function
Measurement Engine	DAC (digital to analog converter) — Used to output voltage levels.
	16-BIT SAR ADC (analog-to-digital converter) — Measures analog voltages at up to 16 bits of resolution. The ADC has up to four differential and 8 single-ended inputs.
	OPAMP — General purpose op amp used for signal filtering or amplification.
	TRIAMP — Transimpedance amplifier optimized for converting small currents into voltages.
	Measurement Engine PDB — The measurement engine PDB is used to precisely trigger the DAC and the ADC modules to complete sensor biasing and measuring.
Mini-FlexBus	Provides expansion capability for off-chip memory and peripherals.
USB On-the-Go	Supports the USB On-the-Go dual-role controller.
CMT (Carrier Modulator Timer)	Infrared output used for the Remote Controller operation.
MCG (Multipurpose Clock Generator)	Provides clocking options for the device, including a phase-locked loop (PLL) and frequency-locked loop (FLL) for multiplying slower reference clock sources.
BDM (Background Debug Module)	Provides single pin debugging interface (part of the V1 ColdFire core).
CF1 CORE (V1 ColdFire Core)	Executes programs and interrupt handlers.
PRACMP	Analog comparators for comparing external analog signals against each other, or a variety of reference levels.
COP (Computer Operating Properly)	Software Watchdog.
IRQ (Interrupt Request)	Single-pin high-priority interrupt (part of the V1 ColdFire core).
CRC (Cyclic Redundancy Check)	High-speed CRC calculation.
DBG (Debug)	Provides debugging and emulation capabilities (part of the V1 ColdFire core).
FLASH (Flash Memory)	Provides storage for program code, constants, and variables.
IIC (Inter-integrated Circuits)	Supports standard IIC communications protocol and SMBus.
INTC (Interrupt Controller)	Controls and prioritizes all device interrupts.
KBI1 & KBI2	Keyboard Interfaces 1 and 2.
LVD (Low-voltage Detect)	Provides an interrupt to the ColdFire V1 CORE in the event that the supply voltage drops below a critical value. The LVD can also be programmed to reset the device upon a low voltage event.
VREF (Voltage Reference)	The Voltage Reference output is available for both on- and off-chip use.
RAM (Random-Access Memory)	Provides stack and variable storage.
GPIO (Rapid General-purpose Input/output)	Allows for I/O port access at CPU clock speeds. GPIO is used to implement GPIO functionality.

## Features

**Table 2. MCF51MM256/128 Functional Units (continued)**

Unit	Function
SCI1, SCI2 (Serial Communications Interfaces)	Serial communications UARTs capable of supporting RS-232 and LIN protocols.
SIM (system integration unit)	
SPI1 (FIFO), SPI2 (Serial Peripheral Interfaces)	SPI1 and SPI2 provide standard master/slave capability. SPI contains a FIFO buffer in order to increase the throughput for this peripheral.
TPM1, TPM2 (Timer/PWM Module)	Timer/PWM module can be used for a variety of generic timer operations as well as pulse-width modulation.
VREG (Voltage Regulator)	Controls power management across the device.
XOSC1 and XOSC2 (Crystal Oscillators)	These devices incorporate redundant crystal oscillators. One is intended primarily for use by the TOD, and the other by the CPU and other peripherals.

## 2.5 Pin Assignments

Table 3. Package Pin Assignments

Package				Default Function	Alternate 1	Alternate 2	Alternate 3	Composite Pin Name
104 MAPBGA	100 LQFP	81 MAPBGA	80 LQFP					
B2	1	B2	1	PTA0	FB_D2	SS1	—	PTA0/FB_D2/SS1
C1	2	A1	2	IRO	—	—	—	IRO
C6	3	—	—	PTG5	FB_RW	—	—	PTG5/FB_RW
C5	4	—	—	PTG6	FB_AD19	—	—	PTG6/FB_AD19
C7	5	—	—	PTG7	FB_AD18	—	—	PTG7/FB_AD18
B7	6	—	—	PTH0	FB_OE	—	—	PTH0/FB_OE
C8	7	—	—	PTH1	FB_D0	—	—	PTH1/FB_D0
D9	8	C4	3	PTA1	KBI1P0	TX1	FB_D1	PTA1/KBI1P0/TX1/FB_D1
E9	9	D5	4	PTA2	KBI1P1	RX1	ADP4	PTA2/KBI1P1/RX1/ADP4
H3	10	D6	5	PTA3	KBI1P2	FB_D6	ADP5	PTA3/KBI1P2/FB_D6/ADP5
D2	11	C1	6	PTA4	INP1+	—	—	PTA4/INP1+
D1	12	C2	7	PTA5	—	—	—	PTA5
C3	13	C3	8	PTA6	—	—	—	PTA6
E2	14	D2	9	PTA7	INP2+	—	—	PTA7/INP2+
E3	15	D3	10	PTB0	—	—	—	PTB0
D3	16	D4	11	PTB1	BLMS	—	—	PTB1/BLMS
E1	17	J1	12	VSSA	—	—	—	VSSA
F1	18	J2	13	VREFL	—	—	—	VREFL
F2	19	D1	14	INP1-	—	—	—	INP1-
G2	20	E1	15	OUT1	—	—	—	OUT1
G1	21	F2	16	DADP2	TRIOUT1	—	—	DADP2/TRIOUT1
H1	22	F1	17	VINP1	—	—	—	VINP1
H2	23	E2	18	DADM2	VINN1	—	—	DADM2/VINN1
F3	24	F3	19	INP2-	—	—	—	INP2-
G3	25	E3	20	OUT2	—	—	—	OUT2
L2	26	G2	21	DACO	—	—	—	DACO
L1	27	G3	22	DADP3	TRIOUT2	—	—	DADP3/TRIOUT2
K1	28	H4	23	VINP2	—	—	—	VINP2
K2	29	G4	24	DADM3	VINN2	—	—	DADM3/VINN2

## Pinouts and Pin Assignments

**Table 3. Package Pin Assignments (continued)**

Package				Default Function	Alternate 1	Alternate 2	Alternate 3	Composite Pin Name
104 MAPBGA	100 LQFP	81 MAPBGA	80 LQFP					
A8	88	—	—	FB_AD12	—	—	—	FB_AD12
A7	89	A8	69	PTF3	SCL	FB_D5	FB_AD11	PTF3/SCL/FB_D5/FB_AD11
A6	90	A7	70	PTF4	SDA	FB_D4	FB_AD10	PTF4/SDA/FB_D4/FB_AD10
B5	91	B5	71	PTF5	KBI2P7	FB_D3	FB_AD9	PTF5/KBI2P7/FB_D3/FB_AD9
A5	92	A6	72	VUSB33	—	—	—	VUSB33
A4	93	B4	73	USB_DM	—	—	—	USB_DM
A3	94	A4	74	USB_DP	—	—	—	USB_DP
B4	95	A5	75	VBUS	—	—	—	VBUS
H4	96	F6	76	VSS1	—	—	—	VSS1
D4	97	E6	77	VDD1	—	—	—	VDD1
A1	98	A3	78	PTF6	MOSI1	—	—	PTF6/MOSI1
A2	99	B1	79	PTF7	MISO1	—	—	PTF7/MISO1
B1	100	A2	80	PTG0	SPSCK1	—	—	PTG0/SPSCK1
F4	—	A1	—	PTG1	USB_SESEND	—	—	PTG1/USB_SESEND
C4	—	—	—	PTG2	USB_DM_DOWN	—	—	PTG2/USB_DM_DOWN
B3	—	—	—	PTG3	USB_DP_DOWN	—	—	PTG3/USB_DP_DOWN
C2	—	—	—	PTG4	USB_SESSVLD	—	—	PTG4/USB_SESSVLD

## 3.2 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in the following table may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

**Table 5. Absolute Maximum Ratings**

#	Rating	Symbol	Value	Unit
1	Supply voltage	$V_{DD}$	-0.3 to +3.8	V
2	Maximum current into $V_{DD}$	$I_{DD}$	120	mA
3	Digital input voltage	$V_{In}$	-0.3 to $V_{DD} + 0.3$	V
4	Instantaneous maximum current Single pin limit (applies to all port pins) <sup>1, 2, 3</sup>	$I_D$	$\pm 25$	mA
5	Storage temperature range	$T_{stg}$	-55 to 150	°C

<sup>1</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive ( $V_{DD}$ ) and negative ( $V_{SS}$ ) clamp voltages, then use the larger of the two resistance values.

<sup>2</sup> All functional non-supply pins are internally clamped to  $V_{SS}$  and  $V_{DD}$ .

<sup>3</sup> Power supply must maintain regulation within operating  $V_{DD}$  range during instantaneous and operating maximum current conditions. If positive injection current ( $V_{In} > V_{DD}$ ) is greater than  $I_{DD}$ , the injection current may flow out of  $V_{DD}$  and could result in external power supply going out of regulation. Ensure external  $V_{DD}$  load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power.

Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either  $V_{SS}$  or  $V_{DD}$ ).

## 3.5 DC Characteristics

This section includes information about power supply requirements, I/O pin characteristics, and power supply current in various operating modes.

**Table 9. DC Characteristics**

Num	Symbol	Characteristic	Condition	Min	Typ <sup>1</sup>	Max	Unit	C
1	—	Operating Voltage	—	1.8 <sup>2</sup>	—	3.6	V	—
2	V <sub>OH</sub>	Output high voltage All I/O pins, low-drive strength  All I/O pins, high-drive strength	$V_{DD} \geq 1.8 \text{ V}$ , $I_{Load} = -600 \mu\text{A}$	$V_{DD} - 0.5$	—	—	V	C
			$V_{DD} \geq 2.7 \text{ V}$ , $I_{Load} = -10 \text{ mA}$	$V_{DD} - 0.5$	—	—	V	P
			$V_{DD} \geq 2.3 \text{ V}$ , $I_{Load} = -6 \text{ mA}$	$V_{DD} - 0.5$	—	—	V	T
			$V_{DD} \geq 1.8 \text{ V}$ , $I_{Load} = -3 \text{ mA}$	$V_{DD} - 0.5$	—	—	V	C
3	I <sub>OHT</sub>	Output high current Max total I <sub>OH</sub> for all ports	—	—	—	100	mA	D
4	V <sub>OL</sub>	Output low voltage All I/O pins, low-drive strength  All I/O pins, high-drive strength	$V_{DD} \geq 1.8 \text{ V}$ , $I_{Load} = 600 \mu\text{A}$	—	—	0.5	V	C
			$V_{DD} \geq 2.7 \text{ V}$ , $I_{Load} = 10 \text{ mA}$	—	—	0.5	V	P
			$V_{DD} \geq 2.3 \text{ V}$ , $I_{Load} = 6 \text{ mA}$	—	—	0.5	V	T
			$V_{DD} \geq 1.8 \text{ V}$ , $I_{Load} = 3 \text{ mA}$	—	—	0.5	V	C
5	I <sub>OLT</sub>	Output low current Max total I <sub>OL</sub> for all ports	—	—	—	100	mA	D
6	V <sub>IH</sub>	Input high voltage all digital inputs	$V_{DD} > 2.7 \text{ V}$	$0.70 \times V_{DD}$	—	—	V	P
			$V_{DD} > 1.8 \text{ V}$	$0.85 \times V_{DD}$	—	—	V	C

Table 9. DC Characteristics (continued)

Num	Symbol	Characteristic	Condition	Min	Typ <sup>1</sup>	Max	Unit	C
7	V <sub>IL</sub>	Input low voltage all digital inputs	V <sub>DD</sub> > 2.7 V	—	—	0.35 x V <sub>DD</sub>	V	P
			V <sub>DD</sub> > 1.8 V	—	—	0.30 x V <sub>DD</sub>	V	C
			—	0.06 x V <sub>DD</sub>	—	—	mV	C
8	V <sub>hys</sub>	Input hysteresis all digital inputs	—	—	—	—	—	—
9	I <sub>INL</sub>	Input leakage current all input only pins (Per pin)	V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub>	—	—	0.5	μA	P
10	I <sub>OZL</sub>	Hi-Z (off-state) leakage current <sup>3</sup> all digital input/output (per pin)	V <sub>IN</sub> = V <sub>DD</sub> or V <sub>SS</sub>	—	0.003	0.5	μA	P
11	R <sub>PU</sub>	Pull-up resistors all digital inputs, when enabled	—	17.5	—	52.5	kΩ	P
12	R <sub>PD</sub>	Internal pull-down resistors <sup>4</sup>	—	17.5	—	52.5	kΩ	P
13	I <sub>IC</sub>	DC injection current <sup>5, 6, 7</sup> Single pin limit	V <sub>SS</sub> > V <sub>IN</sub> > V <sub>DD</sub>	—0.2	—	0.2	mA	D
			Total MCU limit, includes sum of all stressed pins	V <sub>SS</sub> > V <sub>IN</sub> > V <sub>DD</sub>	—5	—	5	mA D
			—	—	—	—	—	—
14	C <sub>In</sub>	Input Capacitance, all pins	—	—	—	8	pF	C
15	V <sub>RAM</sub>	RAM retention voltage	—	—	0.6	1.0	V	C
16	V <sub>POR</sub>	POR re-arm voltage <sup>8</sup>	—	0.9	1.4	1.79	V	C
17	t <sub>POR</sub>	POR re-arm time	—	10	—	—	μs	D
18	V <sub>LVDH</sub> <sup>9</sup>	Low-voltage detection threshold — high range V <sub>DD</sub> falling	—	2.11	2.16	2.22	V	P
			V <sub>DD</sub> rising	—	2.16	2.21	2.27	V P
			—	—	—	—	—	—
19	V <sub>LVDL</sub>	Low-voltage detection threshold — low range <sup>9</sup> V <sub>DD</sub> falling	—	1.80	1.82	1.91	V	P
			V <sub>DD</sub> rising	—	1.86	1.90	1.99	V P
			—	—	—	—	—	—

### 3.6 Supply Current Characteristics

Table 10. Supply Current Characteristics

#	Symbol	Parameter	Bus Freq	V <sub>DD</sub> (V)	Typ <sup>1</sup>	Max	Unit	Temp (°C)	C
1	RI <sub>DD</sub>	Run supply current FEI mode; all modules ON <sup>2</sup>	25.165 MHz	3	44	48	mA	-40 to 25	P
			25.165 MHz	3	44	48	mA	105	P
			20 MHz	3	32.3	—	mA	-40 to 105	T
			8 MHz	3	16.4	—	mA	-40 to 105	T
			1 MHz	3	2.9	—	mA	-40 to 105	T
2	RI <sub>DD</sub>	Run supply current FEI mode; all modules OFF <sup>3</sup>	25.165 MHz	3	29	29.6	mA	-40 to 105	C
			20 MHz	3	25.4	—	mA	-40 to 105	T
			8 MHz	3	12.7	—	mA	-40 to 105	T
			1 MHz	3	2.4	—	mA	-40 to 105	T
3	RI <sub>DD</sub>	Run supply current LPR=0; all modules OFF <sup>3</sup>	16 kHz FBI	3	232	280	µA	-40 to 105	T
			16 kHz FBE	3	231	296	µA	-40 to 105	T
4	RI <sub>DD</sub>	Run supply current LPR=1, all modules OFF <sup>3</sup>	16 kHz BLPE	3	74	75	µA	0 to 70	T
			16 kHz BLPE	3	74	120	µA	-40 to 105	T

## Electrical Characteristics

**Table 10. Supply Current Characteristics (continued)**

#	Symbol	Parameter	Bus Freq	V <sub>DD</sub> (V)	Typ <sup>1</sup>	Max	Unit	Temp (°C)	C
5	WI <sub>DD</sub>	Wait mode supply current FEI mode, all modules OFF <sup>3</sup>	25.165 MHz	3	16.5	—	mA	-40 to 105	C
			20 MHz	3	10.3	—	mA	-40 to 105	T
			8 MHz	3	6.6	—	mA	-40 to 105	T
			1 MHz	3	1.7	—	mA	-40 to 105	T
6	LPWI <sub>DD</sub>	Low-Power Wait mode supply current	16 KHz	3	28	62	µA	-40 to 105	T
			N/A	3	0.410	1.00	µA	-40 to 25	P
7	S2I <sub>DD</sub>	Stop2 mode supply current <sup>4</sup>	N/A	3	3.7	10	µA	70	C
			N/A	3	10	20	µA	85	C
			N/A	3	21	31.5	µA	105	P
			N/A	2	0.410	0.640	µA	-40 to 25	C
			N/A	2	3.4	9	µA	70	C
			N/A	2	9.5	18	µA	85	C
			N/A	2	20	30	µA	105	C

Table 14. DAC 12-Bit Operating Behaviors (continued)

#	Characteristic	Symbol	Min	Typ	Max	Unit	C	Notes
14	Power supply rejection ratio $V_{DD} \geq 2.4$ V	PSRR	60	—	—	dB	T	
15	Temperature drift of offset voltage (DAC set to 0x0800)	$T_{co}$	—	—	2	mV	T	See Typical Drift figure that follows.
16	Offset aging coefficient	$A_c$	—	—	8	$\mu\text{V}/\text{yr}$	T	




Figure 7. Offset at Half Scale vs Temperature

### 3.9 ADC Characteristics

Table 15. 16-Bit ADC Operating Conditions

#	Symb	Characteristic	Conditions	Min	Typ <sup>1</sup>	Max	Unit	C	Comment
1	$V_{DDA}$	Supply voltage	Absolute	1.8	—	3.6	V	D	
2	$\Delta V_{DDA}$		Delta to $V_{DD}$ $(V_{DD}-V_{DDA})^2$	-100	0	+100	mV	D	
3	$\Delta V_{SSA}$	Ground voltage	Delta to $V_{SS}$ $(V_{SS}-V_{SSA})^2$	-100	0	+100	mV	D	
4	$V_{REFH}$		Ref Voltage High	1.15	$V_{DDA}$	$V_{DDA}$	V	D	

## Electrical Characteristics

**Table 16. 16-Bit SAR ADC Characteristics full operating range  
( $V_{REFH} = V_{DDA}$ ,  $> 1.8$ ,  $V_{REFL} = V_{SSA} \leq 8$  MHz,  $-40$  to  $85$  °C)**

#	Characteristic	Conditions <sup>1</sup>	Symb	Min	Typ <sup>2</sup>	Max	Unit	C	Comment
1	Supply Current	ADLPC=1, ADHSC=0	$I_{DDAD}$	—	215	—	$\mu A$	T	ADLSMP =0 ADCO=1
		ADLPC=0, ADHSC=0		—	470	—			
		ADLPC=0, ADHSC=1		—	610	—			
2	Supply Current	Stop, Reset, Module Off	$I_{DDAD}$	—	0.01	—	$\mu A$	T	
3	ADC Asynchronous Clock Source	ADLPC=1, ADHSC=0	$f_{ADACK}$	—	2.4	—	MHz	C	$t_{ADACK} = 1/f_{ADACK}$
		ADLPC=0, ADHSC=0		—	5.2	—			
		ADLPC=0, ADHSC=1		—	6.2	—			
4	Sample Time	See Reference Manual for sample times							
5	Conversion Time	See Reference Manual for conversion times							
6	Total Unadjusted Error	16-bit differential mode 16-bit single-ended mode	TUE	—	$\pm 16$ $\pm 20$	$+48/-40$ $+56/-28$	LSB <sup>3</sup>	T	32x Hardware Averaging (AVGE = %1 AVGS = %11)
		13-bit differential mode 12-bit single-ended mode		—	$\pm 1.5$ $\pm 1.75$	$\pm 3.0$ $\pm 3.5$			
		11-bit differential mode 10-bit single-ended mode		—	$\pm 0.7$ $\pm 0.8$	$\pm 1.5$ $\pm 1.5$			
		9-bit differential mode 8-bit single-ended mode		—	$\pm 0.5$ $\pm 0.5$	$\pm 1.0$ $\pm 1.0$			
7	Differential Non-Linearity	16-bit differential mode 16-bit single-ended mode	DNL	—	$\pm 2.5$ $\pm 2.5$	$\pm 5/-3$ $\pm 5/-3$	LSB <sup>2</sup>	T	
		13-bit differential mode 12-bit single-ended mode		—	$\pm 0.7$ $\pm 0.7$	$\pm 1$ $\pm 1$			
		11-bit differential mode 10-bit single-ended mode		—	$\pm 0.5$ $\pm 0.5$	$\pm 0.75$ $\pm 0.75$			
		9-bit differential mode 8-bit single-ended mode		—	$\pm 0.2$ $\pm 0.2$	$\pm 0.5$ $\pm 0.5$			

## Electrical Characteristics

**Table 17. 16-bit SAR ADC Characteristics full operating range  
( $V_{REFH} = V_{DDA}$ ,  $\geq 2.7$  V,  $V_{REFL} = V_{SSA}$ ,  $f_{ADACK} \leq 4$  MHz,  $ADHSC = 1$ ) (continued)**

#	Characteristic	Conditions <sup>1</sup>	Symb	Min	Typ <sup>2</sup>	Max	Unit	C	Comment			
5	Full-Scale Error	16-bit differential mode	E <sub>FS</sub>	—	+8/0	+24/0	LSB <sup>2</sup>	T	$V_{ADIN} = V_{DDA}$			
		16-bit single-ended mode		—	+12/0	+24/0						
		13-bit differential mode		—	±0.7	±2.0		T				
		12-bit single-ended mode		—	±0.7	±2.5						
6	Quantization Error	11-bit differential mode	E <sub>Q</sub>	—	±0.4	±1.0	LSB <sup>2</sup>	D				
		10-bit single-ended mode		—	±0.4	±1.0						
		9-bit differential mode		—	±0.2	±0.5						
		8-bit single-ended mode		—	±0.2	±0.5						
7	Effective Number of Bits	16-bit modes	ENO B	—	-1 to 0	—	LSB <sup>2</sup>	D	$F_{in} = F_{sample}/10^0$			
		≤13-bit modes		—	—	±0.5						
8	Signal to Noise plus Distortion	16-bit differential mode	SINA D	14.3 13.8 13.4 13.1 12.4	14.5 14.0 13.7 13.4 12.6	— — — — —	Bits	C	$F_{in} = F_{sample}/10^0$			
		Avg=32										
		Avg=16										
		Avg=8										
		Avg=4										
9	Total Harmonic Distortion	Avg=1	THD	—	-95.8	-90.4	dB	C	$F_{in} = F_{sample}/10^0$			
		16-bit differential mode										
		Avg=32		—	—	—		D				
		16-bit single-ended mode										
10	Spurious Free Dynamic Range	Avg=32	SFDR	91.0	96.5	—	dB	C	$F_{in} = F_{sample}/10^0$			
		16-bit differential mode		—	—	—						
		Avg=32										
11	Input Leakage Error	all modes	E <sub>IL</sub>	$I_{in} * R_{AS}$			mV	D	$I_{in} = \text{leakage current (refer to DC characteristics)}$			

<sup>1</sup> All accuracy numbers assume the ADC is calibrated with  $V_{REFH}=V_{DDA}$

<sup>2</sup> Typical values assume  $V_{DDA} = 3.0$  V, Temp = 25°C,  $f_{ADCK}=2.0$  MHz unless otherwise stated. Typical values are for reference only and are not tested in production.



<sup>3</sup> 1 LSB =  $(V_{REFH} - V_{REFL})/2^N$

## Electrical Characteristics

- <sup>2</sup> This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bit is changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- <sup>3</sup> This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- <sup>4</sup> Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>BUS</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V<sub>DD</sub> and V<sub>SS</sub> and variation in crystal oscillator frequency increase the C<sub>jitter</sub> percentage for a given interval.
- <sup>5</sup> 625 ns represents 5 time quanta for CAN applications, under worst-case conditions of 8 MHz CAN bus clock, 1 Mbps CAN Bus speed, and 8 time quanta per bit for bit time settings. 5 time quanta is the minimum time between a synchronization edge and the sample point of a bit using 8 time quanta per bit.
- <sup>6</sup> Below D<sub>lock</sub> minimum, the MCG is guaranteed to enter lock. Above D<sub>lock</sub> maximum, the MCG will not enter lock. But if the MCG is already in lock, then the MCG may stay in lock.
- <sup>7</sup> Below D<sub>unl</sub> minimum, the MCG will not exit lock if already in lock. Above D<sub>unl</sub> maximum, the MCG is guaranteed to exit lock.

**Table 19. XOSC (Temperature Range = –40 to 105°C Ambient)**

#	Characteristic	Symbol	Min	Typ <sup>1</sup>	Max	Unit	C	
1	Oscillator crystal or resonator (EREFs = 1, ERCLKEN = 1)	• Low range (RANGE = 0)	f <sub>lo</sub>	32	—	38.4	kHz	D
		• High range (RANGE = 1), • FEE or FBE mode <sup>2</sup>	f <sub>hi-fll</sub>	1	—	5	MHz	D
		• High range (RANGE = 1), • PEE or PBE mode <sup>3</sup>	f <sub>hi-pll</sub>	1	—	16	MHz	D
		• High range (RANGE = 1), • High gain (HGO = 1), • BLPE mode	f <sub>hi-hgo</sub>	1	—	16	MHz	D
		• High range (RANGE = 1), • Low power (HGO = 0), • BLPE mode	f <sub>hi-lp</sub>	1	—	8	MHz	D
2	Load capacitors	C <sub>1</sub> C <sub>2</sub>	See crystal or resonator manufacturer's recommendation.				D	
3	Feedback resistor	• Low range (32 kHz to 38.4 kHz)	R <sub>F</sub>	—	10	—	MΩ	D
		• High range (1 MHz to 16 MHz)	—	—	1	—		D
4	Series resistor — Low range	• Low Gain (HGO = 0)	R <sub>S</sub>	—	0	—	kΩ	D
		• High Gain (HGO = 1)		—	100	—		D
5	Series resistor — High range ≥ 8 MHz	• Low Gain (HGO = 0)	R <sub>S</sub>	—	0	—	kΩ	D
		• High Gain (HGO = 1)		—	—	—		D
		4 MHz		—	0	0		D
		1 MHz		—	0	10		D
		—		—	0	20		D

**Figure 17. SPI Slave Timing (CPHA = 0)****Figure 18. SPI Slave Timing (CPHA = 1)**

## 3.14 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the Flash memory.

Program and erase operations do not require any special power sources other than the normal V<sub>DD</sub> supply. For more detailed information about program/erase operations, see the Memory chapter in the Reference Manual for this device (MCF51MM256RM).

**Table 24. Flash Characteristics**

#	Characteristic	Symbol	Min	Typical	Max	Unit	C
1	Supply voltage for program/erase –40°C to 105°C	V <sub>prog/erase</sub>	1.8	—	3.6	V	D
2	Supply voltage for read operation	V <sub>Read</sub>	1.8	—	3.6	V	D
3	Internal FCLK frequency <sup>1</sup>	f <sub>FCLK</sub>	150	—	200	kHz	D
4	Internal FCLK period (1/FCLK)	t <sub>Fcyc</sub>	5	—	6.67	μs	D
5	Byte program time (random location) <sup>2</sup>	t <sub>prog</sub>		9		t <sub>Fcyc</sub>	P
6	Byte program time (burst mode) <sup>2</sup>	t <sub>Burst</sub>		4		t <sub>Fcyc</sub>	P
7	Page erase time <sup>2</sup>	t <sub>Page</sub>		4000		t <sub>Fcyc</sub>	P
8	Mass erase time <sup>2</sup>	t <sub>Mass</sub>		20,000		t <sub>Fcyc</sub>	P
9	Program/erase endurance <sup>3</sup> T <sub>L</sub> to T <sub>H</sub> = –40°C to + 105°C T = 25°C		—	10,000 — 100,000	— — —	cycles	C
10	Data retention <sup>4</sup>	t <sub>D_ret</sub>	15	100	—	years	C

<sup>1</sup> The frequency of this clock is controlled by a software setting.

<sup>2</sup> These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.

<sup>3</sup> **Typical endurance for flash** was evaluated for this product family on the HC9S12Dx64. For additional information on how Freescale defines typical endurance, please refer to Engineering Bulletin EB619, *Typical Endurance for Nonvolatile Memory*.

<sup>4</sup> **Typical data retention** values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25°C using the Arrhenius equation. For additional information on how Freescale defines typical data retention, please refer to Engineering Bulletin EB618, *Typical Data Retention for Nonvolatile Memory*.

## 3.15 USB Electricals

The USB electricals for the USB On-the-Go module conform to the standards documented by the Universal Serial Bus Implementers Forum. For the most up-to-date standards, visit <http://www.usb.org>.

If the Freescale USB On-the-Go implementation has electrical characteristics that deviate from the standard or require additional information, this space would be used to communicate that information.

**Table 25. Internal USB 3.3 V Voltage Regulator Characteristics**

#	Characteristic	Symbol	Min	Typ	Max	Unit	C
1	Regulator operating voltage	$V_{regin}$	3.9	—	5.5	V	C
2	VREG output	$V_{regout}$	3	3.3	3.75	V	P
3	$V_{USB33}$ input with internal VREG disabled	$V_{usb33in}$	3	3.3	3.6	V	C
4	VREG Quiescent Current	$I_{VRQ}$	—	0.5	—	mA	C





Figure 19. Typical VREF Output vs. Temperature

Figure 20. Typical VREF Output vs. V<sub>DD</sub>

**Table 28. TRIAMP Characteristics 1.8–3.6 V, –40°C~105°C (continued)**

#	Characteristic <sup>1</sup>	Symbol	Min	Typ <sup>2</sup>	Max	Unit	C
28	Input Voltage Noise Density	f= 1 kHz	—	160	—	nV/ $\sqrt{\text{Hz}}$	T

<sup>1</sup> All parameters are measured at 3.0 V, CL= 47 pF across temperature –40 to + 105 °C unless specified.

<sup>2</sup> Data in Typical column was characterized at 3.0 V, 25°C or is typical recommended value.

## 3.18 OPAMP Electrical Parameters

**Table 29. OPAMP Characteristics 1.8–3.6 V**

#	Characteristics <sup>1</sup>	Symbol	Min	Typ <sup>2</sup>	Max	Unit	C
1	Operating Voltage	V <sub>DD</sub>	1.8	—	3.6	V	C
2	Supply Current (I <sub>OUT</sub> =0mA, CL=0 Low-Power mode)	I <sub>SUPPLY</sub>	—	48	80	μA	T
3	Supply Current (b <sub>OUT</sub> =0mA, CL=0 High-Speed mode)	I <sub>SUPPLY</sub>	—	350	500	μA	T
4	Input Offset Voltage	V <sub>OS</sub>	—	±2	±6	mV	T
5	Input Offset Voltage Temperature Coefficient	α <sub>VOS</sub>	—	10	—	μV/C	T
6	Input Offset Current (–40°C to 105°C)	I <sub>OS</sub>	—	±2.5	±250	nA	T
7	Input Offset Current (–40°C to 50°C)	I <sub>OS</sub>	—	—	45	nA	T
8	Positive Input Bias Current (–40°C to 105°C)	I <sub>BIAS</sub>	—	0.8	3.5	nA	T
9	Positive Input Bias Current (–40°C to 50°C)	I <sub>BIAS</sub>	—	—	±2	nA	T
10	Negative Input Bias Current (–40°C to 105°C)	I <sub>BIAS</sub>	—	2.5	250	nA	T
11	Negative Input Bias Current (–40°C to 50°C)	I <sub>BIAS</sub>	—	—	45	nA	T
12	Input Common Mode Voltage Low	V <sub>CML</sub>	0.1	—	—	V	T
13	Input Common Mode Voltage High	V <sub>CMH</sub>	—	—	V <sub>DD</sub>	V	T
14	Input Resistance	R <sub>IN</sub>	—	500	—	MΩ	T
15	Input Capacitances	C <sub>IN</sub>	—	—	10	pF	D
16	AC Input Impedance (f <sub>IN</sub> =100kHz Negative Channel)	X <sub>IN</sub>	—	52	—	kΩ	D
17	AC Input Impedance (f <sub>IN</sub> =100kHz Positive Channel)	X <sub>IN</sub>	—	132	—	kΩ	D
18	Input Common Mode Rejection Ratio	CMRR	55	65	—	dB	T
19	Power Supply Rejection Ratio	PSRR	60	65	—	dB	T
20	Slew Rate ( $\Delta V_{IN}$ =100mV Low-Power mode)	SR	0.1	—	—	V/μs	T
21	Slew Rate ( $\Delta V_{IN}$ =100mV High-Speed mode)	SR	1	—	—	V/μs	T
22	Unity Gain Bandwidth (Low-Power mode)	GBW	0.2	—	—	MHz	T
23	Unity Gain Bandwidth (High-Speed mode)	GBW	1	—	—	MHz	T
24	DC Open Loop Voltage Gain	A <sub>V</sub>	80	90	—	dB	T
25	Load Capacitance Driving Capability	CL(max)	—	—	100	pF	T
26	Output Impedance AC Open Loop (@100 kHz Low-Power mode)	R <sub>OUT</sub>	—	4k	—	Ω	D

## Electrical Characteristics

**Table 29. OPAMP Characteristics 1.8–3.6 V (continued)**

#	Characteristics <sup>1</sup>	Symbol	Min	Typ <sup>2</sup>	Max	Unit	C
27	Output Impedance AC Open Loop (@100 kHz High-Speed mode)	R <sub>OUT</sub>	—	220	—	Ω	D
28	Output Voltage Range	V <sub>OUT</sub>	0.15	—	V <sub>DD</sub> –0.1 5	V	T
29	Output Drive Capability	I <sub>OUT</sub>	±0.5	±1.0	—	mA	T
30	Gain Margin	GM	20	—	—	dB	D
31	Phase Margin	PM	45	55	—	deg	T
32	GPAMP startup time (Low-Power mode) (Tolerance < 1%, Vin = 0.5 V <sub>p</sub> – <sub>p</sub> , CL = 25 pF, RL = 100k)	T <sub>startup</sub>	—	4	—	μs	T
33	GPAMP startup time (Low-Power mode) (Tolerance < 1%, Vin = 0.5 V <sub>p</sub> – <sub>p</sub> , CL = 25 pF, RL = 100k)	T <sub>startup</sub>	—	1	—	μs	T
34	Input Voltage Noise Density	f=1 kHz	—	250	—	nV/√Hz	T

<sup>1</sup> All parameters are measured at 3.3 V, CL = 4.7 pF across temperature –40 to +105°C unless specified.

<sup>2</sup> Data in Typical column was characterized at 3.0 V, 25°C or is typical recommended value.