



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	ST7
Core Size	8-Bit
Speed	8MHz
Connectivity	-
Peripherals	LVD, POR, PWM, WDT
Number of I/O	5
Program Memory Size	1KB (1K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	8-SOIC (0.154", 3.90mm Width)
Supplier Device Package	8-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/st7fliteus2m3

# **Contents**

1	Introduction 1					
2	Pin d	escription1	2			
3	Regis	ster and memory map	5			
4	Flash	program memory1	8			
	4.1	Introduction	8			
	4.2	Main features	8			
	4.3	Programming modes	8			
		4.3.1 In-circuit programming (ICP)	8			
		4.3.2 In application programming (IAP)	9			
	4.4	I <sup>2</sup> C interface	9			
	4.5	Memory protection	0			
		4.5.1 Readout protection	0			
		4.5.2Flash Write/Erase protection	1:1			
	4.6	Related documentation	1			
	4.7	Register description	2			
		4.7.1 Flash Control/Status register (FCSR)	2			
5	Cent	ع، processing unit	3			
	5.0	Introduction				
	5.2	Main features				
SO,	5.3	CPU registers				
, O	.0.	5.3.1 Accumulator (A)				
	Silv	5.3.2 Index registers (X and Y)				
1050l		5.3.3 Program counter (PC)				
102		5.3.4 Condition Code register (CC)	4			
		5.3.5 Stack Pointer (SP)	:6			
6	Supp	ly, reset and clock management2	8			
	6.1	Main features 2	8			
	6.2	Internal RC oscillator adjustment	8			

		8.5.1	Register description	. 57
9	I/O po	orts		. 59
	9.1	Introdu	ction	. 59
	9.2	Functio	nal description	. 59
		9.2.1	Input modes	
		9.2.2	Output modes	
		9.2.3	Alternate functions	. 61
	9.3	Unused	d I/O pins	. 63
	9.4	Low po	wer modes	63
	9.5	Interrup	ots	. 63
	9.6	I/O por	t implementation	. 64
			2100 (6)	
10	On-cl	hip peri	pherals	65
	10.1	Lite tim	er (LT)	. 65
		10.1.1	Introduction	. 65
		10.1.2	Main features	. 65
		10.1.3	Functional description	
		10.1.4	Low power modes	
		10.1.5	Interrupts	
		10.1.6	Register description	
	10.2		านาว-reload timer (AT)	
		10.2.1	Introduction	
	40,	10.2.2	Main features	
	Sir	10.2.3	Functional description	. 71
c0'		10.2.4	Low power modes	
0		10.2.5	Interrupts	
,	2/6	10.2.6	Register description	
10501	10.3	10-bit <i>A</i>	VD converter (ADC)	
MS		10.3.1	Introduction	
) (		10.3.2	Main features	
		10.3.3	Functional description	
		10.3.4	Low power modes	
		10.3.5	Interrupts	
		10.3.6	Register description	. 82

Hardware register map (continued)<sup>(1)</sup> Table 3.

Address	Block	Register label	Register name	Reset status	Remark
0049h 004Ah	AWU	AWUPR AWUCSR	AWU Prescaler register AWU Control/Status register	FFh 00h	R/W R/W
004Bh 004Ch 004Dh 004Eh 004Fh 0050h	DM <sup>(4)</sup>	DMCR DMSR DMBK1H DMBK1L DMBK2H DMBK2L	DM Control register DM Status register DM Breakpoint register 1 High DM Breakpoint register 1 Low DM Breakpoint register 2 High DM Breakpoint register 2 Low	00h 00h 00h 00h 00h 00h	R/W R/W R/W R/W R/W
0051h to 007Fh			Reserved area (47 bytes)		16)
			i solete	orodiul	
	ete	Slogn	ct(s) obsolete	Produk	

Pin 9 has to be connected to the CLKIN pin of the ST7 when  $I^2C$  mode is selected with option bytes disabled (35-pulse  $I^2C$  entry mode). When option bytes are enabled (38-pulse  $I^2C$  entry mode), the internal RC clock (internal RC or AWU RC) is forced. If internal RC is selected in the option byte, the internal RC is provided. If AWU RC or external clock is selected, the AWU RC oscillator is provided.

A serial resistor must be connected to  $I^2C$  connector pin 6 in order to prevent contention on PA3/RESET pin. Contention may occur if a tool forces a state on RESET pin while PA3 pin forces the opposite state in output mode. The resistor value is defined to limit the current below 2 mA at 5 V. If PA3 is used as output push-pull, then the application must be switched off to allow the tool to take control of the RESET pin (PA3). To allow the programming tool to drive the RESET pin below  $V_{IL}$ , special care must also be taken when a pull-up is placed on PA3 for application reasons.

### Caution:

During normal operation, ICCCLK pin must be pulled- up, internally or externally (external pull-up of 10 k $\Omega$  mandatory in noisy environment). This is to avoid entering I<sup>2</sup>C mode unexpectedly during a reset. In the application, even if the pin is configured as output, any reset will put it back in input pull-up.




Figure 6. Typical I<sup>2</sup>C interface


# 4.5 Memory protection

There are two different types of memory protection: readout protection and Write/Erase Protection which can be applied individually.

### 4.5.1 Readout protection

Readout protection, when selected provides a protection against program memory content extraction and against write access to Flash memory. Even if no protection can be considered as totally unbreakable, the feature provides a very high level of protection for a general purpose microcontroller. Program memory is protected.

Figure 7. **CPU** registers




1. X = Undefined value

#### 5.3.4 **Condition Code register (CC)**

The 8-bit Condition Code register contains the interrupt mask and four flags representative of the result of the instruction just executed. This register can also be handled by the PUSH and POP instructions.

These bits can be individually tested and/or controlled by specific instructions.

Reset value: 111x1xxx






Figure 8. Stack manipulation example

Figure 15. Low voltage detector vs reset





Figure 16. Reset and supply management block diagram






Figure 22. Active-halt mode flowchart

- 1. This delay occurs only if the MCU exits Active-halt node by means of a reset.
- 2. Peripherals clocked with an external clock source can still be active.
- 3. Only the Lite Timer RTC and AT Timer interrupts can exit the MCU from Active-halt mode.
- 4. Before servicing an interrupt, the CC register is pushed on the stack. The I bit of the CC register is set during the interrupt routine and cleared when the CC register is popped.

### 8.4.2 Halt mode

The Halt mode is the lowest power consumption mode of the MCU. It is entered by executing the HALT instruction when Active-halt mode is disabled.

The MCU can exit Halt mode on reception of either a specific interrupt (see *Table 9: Incrupt mapping*) or a reset. When exiting Halt mode by means of a reset or an interrupt, the main oscillator is immediately turned on and the 64 CPU cycle delay is used to stabilize it. After the start up delay, the CPU resumes operation by servicing the interrupt or by fetching the reset vector which woke it up (see *Figure 24*).

When entering Halt mode, the I bit in the CC register is forced to 0 to enable interrupts. Therefore, if an interrupt is pending, the MCU wakes immediately.


In Halt mode, the main oscillator is turned off causing all internal processing to be stopped, including the operation of the on-chip peripherals. All peripherals are not clocked except the ones which get their clock supply from another clock generator (such as an external or auxiliary oscillator).

The compatibility of watchdog operation with Halt mode is configured by the "WDGHALT" option bit of the option byte. The HALT instruction when executed while the watchdog system is enabled, can generate a watchdog reset (see *Section 14.1: Option bytes* for more details).

### 9.2.3 Alternate functions

When an on-chip peripheral is configured to use a pin, the alternate function is automatically selected. This alternate function takes priority over the standard I/O programming under the following conditions:

- When the signal is coming from an on-chip peripheral, the I/O pin is automatically configured in output mode (push-pull or open drain according to the peripheral).
- When the signal is going to an on-chip peripheral, the I/O pin must be configured in floating input mode. In this case, the pin state is also digitally readable by addressing the DR register.
- Note: 1 Input pull-up configuration can cause unexpected value at the input of the alternate peripheral input.
  - When an on-chip peripheral use a pin as input and output, this pin has to be configured in input floating mode.




I/O port mode options<sup>(1)</sup> Table 18.

Configuration mode		Pull-up	P-buffer	Diodes		
		Pull-up	P-buller	to V <sub>DD</sub>	to V <sub>SS</sub>	
Innut	Floating with/without Interrupt	Off	Off		On	
Input	Pull-up with/without Interrupt	On	Oll	On		
Output	Push-pull	Off	On	On		
Output	Open Drain (logic level)	Oll	Off			

1. NI stands for not implemented; Off for implemented not activated; On for implemented and activated.

Table 19. I/O port configurations



- When the I/O port is in input configuration and the associated alternate function is enabled as an output, reading the DR register will read the alternate function output status.
- When the I/O port is in output configuration and the associated alternate function is enabled as an input, the alternate function reads the pin status given by the DR register content.

Table 36. ST7 addressing mode overview (continued)<sup>(1)</sup>

	Mode		Syntax	Destination/ source	Pointer address	Pointer size	Length (bytes)
Long	Indirect	Indexed	ld A,([\$10.w],X)	0000FFFF	00FF	word	+ 2
Relative	Direct		jrne loop	PC-128/PC+127 <sup>1)</sup>			+ 1
Relative	Indirect		jrne [\$10]	PC-128/PC+127 <sup>1)</sup>	00FF	byte	+ 2
Bit	Direct		bset \$10,#7	00FF			+ 1
Bit	Indirect		bset [\$10],#7	00FF	00FF	byte	+ 2
Bit	Direct	Relative	btjt \$10,#7,skip	00FF			+ 2
Bit	Indirect	Relative	btjt [\$10],#7,skip	00FF	00FF	byte	+3

<sup>1.</sup> At the time the instruction is executed, the Program Counter (PC) points to the instruction following JRxx.

### 11.1.1 Inherent mode

All Inherent instructions consist of a single byte. The opcode fully specifies all the required information for the CPU to process the operation.

Table 37. Instructions supporting inherent addressing mode

Inherent instruction	Function
NOP	I to operation
TRAP	S/W Interrupt
WFI	Wait For Interrupt (low power mode)
HALT	Halt Oscillator (lowest power mode)
RET	Subroutine return
IRET	Interrupt subroutine return
SIM	Set interrupt mask
RM	Reset interrupt mask
SCF	Set carry flag
RCF	Reset carry flag
RSP	Reset stack pointer
LD	Load
CLR	Clear
PUSH/POP	Push/Pop to/from the stack
INC/DEC	Increment/Decrement
TNZ	Test Negative or Zero
CPL, NEG	1 or 2 complement
MUL	Byte multiplication
SLL, SRL, SRA, RLC, RRC	Shift and rotate operations
SWAP	Swap nibbles

# 11.1.5 Indirect modes (short, long)

The required data byte to do the operation is found by its memory address, located in memory (pointer).

The pointer address follows the opcode. The indirect addressing mode consists of two submodes:

### Indirect mode (short)

The pointer address is a byte, the pointer size is a byte, thus allowing 00 - FF addressing space, and requires 1 byte after the opcode.

### Indirect mode (long)

The pointer address is a byte, the pointer size is a word, thus allowing 64 Kbyte addressing space, and requires 1 byte after the opcode.

### 11.1.6 Indirect indexed modes (short, long)

This is a combination of indirect and short indexed addressing nucles. The operand is referenced by its memory address, which is defined by the unsigned addition of an index register value (X or Y) with a pointer value located in mornary. The pointer address follows the opcode.

The indirect indexed addressing mode consists of two submodes:

### Indirect indexed mode (short)

The pointer address is a byte, the pointer size is a byte, thus allowing 00 - 1FE addressing space, and requires 1 byte after the opcode.

### Indirect indexed mode (iong)

The pointer address is a byte, the pointer size is a word, thus allowing 64 Kbyte addressing space, and requires 1 byte after the opcode.

Table 3. Instructions supporting direct, indexed, indirect and indirect indexed addressing modes

	addressing modes							
2/6	Instructions	Function						
-1050.	Long and short instructions							
Ob.	LD LD	Load						
-16	СР	Compare						
60/	AND, OR, XOR	Logical operations						
003	ADC, ADD, SUB, SBC	Arithmetic addition/subtraction operations						
0.	BCP	Bit compare						
	Short instructions only							
	CLR	Clear						
	INC, DEC	Increment/decrement						
	TNZ	Test negative or zero						

Table 42. Illegal opcode detection (continued)

Mnemo	Description	Function/example	Dst	Src	Н	I	N	Z	С
BRES	Bit Reset	bres Byte, #3	М	-	-	-	-	-	-
BSET	Bit Set	bset Byte, #3	М	-	-	-	-	-	-
BTJF	Jump if bit is false (0)	btjf Byte, #3, Jmp1	М	-	-	-	-	-	С
BTJT	Jump if bit is true (1)	btjt Byte, #3, Jmp1	М	-	-	-	-	-	С
CALL	Call subroutine		-	-	-	-	-	-	-
CALLR	Call subroutine relative		-	-	-	-	-	-	-
CLR	Clear		reg, M	-	-	-	0	1	-
СР	Arithmetic compare	tst(Reg - M)	reg	М	-	-	N	7-	С
CPL	One Complement	A = FFH-A	reg, M	-	-	-	N	Z	1
DEC	Decrement	dec Y	reg, M	-	-	-21		Z	-
HALT	Halt		-	-	- 5	95	-	- )	-
IRET	Interrupt routine return	Pop CC, A, X, PC	-	-	; <del>1</del>	Ī	N	Z	C
INC	Increment	inc X	reg, M	-4-6	-	-	N	Z	-
JP	Absolute jump	jp [TBL.w]		8-	-	~0	O.	-	-
JRA	Jump relative always		20	-	10	Q	-	-	-
JRT	Jump relative		Ö.		-	-	-	-	-
JRF	Never jump	jrf *	-	0,10	ı	-	-	-	-
JRIH	Jump if ext. interrupt = 1	16	÷0	-	ı	-	-	-	-
JRIL	Jump if ext. interrupt = 0	cillo a	05	-	1	-	-	-	-
JRH	Jump if H = 1	H = 1?	-	-	ı	-	-	-	-
JRNH	Jump if H :: 0	H = 0 ?	-	-	ı	-	-	-	-
JRM	Jun.p if I = 1	I=1?	-	-	ı	-	-	-	-
JRNM	Jump if I = 0	I = 0 ?	-	-	ı	-	-	-	-
JRMI	Jump if N = 1 (minus)	N = 1 ?	-	-	ı	-	-	-	-
Jabi-	Jump if $N = 0$ (plus)	N = 0 ?	-	-	ı	-	-	-	-
JREQ	Jump if $Z = 1$ (equal)	Z = 1 ?	-	-	ı	-	-	-	-
JRNE	Jump if $Z = 0$ (not equal)	Z = 0 ?	-	-	ı	-	-	-	-
JRC	Jump if C = 1	C = 1 ?	-	-	ı	-	-	-	-
JRNC	Jump if $C = 0$	C = 0 ?	-	-	ı	-	-	-	-
JRULT	Jump if C = 1	Unsigned <	-	-	ı	-	-	-	-
JRUGE	Jump if $C = 0$	Jmp if unsigned $\geq$	-	-	-	-	-	-	-
JRUGT	Jump if $(C + Z = 0)$	Unsigned >	-	-	-	-	-	-	-
JRULE	Jump if $(C + Z = 1)$	Unsigned ≤	-	-	-	-	-	-	-
LD	Load	dst ≤ src	reg, M	M, reg	-	-	N	Z	-
MUL	Multiply	X,A = X * A	A, X, Y	X, Y, A	0	_	-	_	0

#### 12 **Electrical characteristics**

#### 12.1 **Parameter conditions**

Unless otherwise specified, all voltages are referred to V<sub>SS</sub>.

#### 12.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at T<sub>A</sub>=25 °C and T<sub>A</sub>=T<sub>A</sub>max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests at a represent the mean value plus or minus three times the standard deviation (mean+3Σ).

#### 12.1.2 Typical values

Unless otherwise specified, typical data are based on 1,=25 °C, V<sub>DD</sub>=5 V (for the 4.5  $V \le V_{DD} \le 5.5 \text{ V}$  voltage range),  $V_{DD} = 3.75 \text{ V}$  (for the 3  $V \le V_{DD} \le 4.5 \text{ V}$  voltage range) and V<sub>DD</sub>=2.7 V (for the 2.4 V≤V<sub>DD</sub>≤3 V voltage range). They are given only as design guidelines and are not tested.


#### 12.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

#### 12.1.4 Loading caracitor

The loading conditions used for pin parameter measurement are shown in Figure 37.

ກ່ຽນ e 37. Pin loading conditions



### 12.3.3 Auxiliary voltage detector (AVD) thresholds

 $T_A = -40$  to  $125^{\circ}$ C, unless otherwise specified.

Table 48. Operating characteristics with AVD<sup>(1)</sup>

Symbol	Parameter	Conditions	Min (2)	<b>Typ</b> (2)	<b>Max</b> (2)	Unit
V <sub>IT+(AVD)</sub>	1 => 0 AVDF flag toggle threshold (V <sub>DD</sub> rise)	High threshold Med. threshold Low threshold	4.0 3.4 2.6	4.4 3.7 2.9	4.8 4.1 3.2	V
V <sub>IT-(AVD)</sub>	0 => 1 AVDF flag toggle threshold (V <sub>DD</sub> fall)	High threshold Med. threshold Low threshold	3.9 3.3 2.5	4.3 3.6 2.8	4.7 4.0 3.1	
V <sub>hys</sub>	AVD voltage threshold hysteresis	$V_{\text{IT+(AVD)}}$ - $V_{\text{IT-(AVD)}}$		150		mV

<sup>1.</sup> Refer to Section: Monitoring the VDD main supply.

Table 49. Voltage drop between AVD flag set and LVD (es at generation

Parameter	Min <sup>(1)</sup>	yp (1)	Max <sup>(1)</sup>	Unit
AVD med. threshold - AVD low. threshold	800	850	950	
AVD high. threshold - AVD low threshold	1400	1450	1550	
AVD high. threshold - AVD med. threshola	600	650	750	
AVD low threshold - LVD low threshold	100	200	250	mV
AVD med. threshold - LVD 'ow threshold	950	1050	1150	IIIV
AVD med. threshold - LvD med. threshold	250	300	400	
AVD high. threshold - LVD low threshold	1600	1700	1800	
AVD high. เกเ วิธกิดไป - LVD med. threshold	900	1000	1050	

<sup>1.</sup> Not resided in production, guaranteed by characterization.

# 12.3.4 Internal RC oscillator

To improve clock stability and frequency accuracy, it is recommended to place a decoupling capacitor, typically 100 nF, between the  $V_{DD}$  and  $V_{SS}$  pins as close as possible to the ST7 device.

### Internal RC oscillator calibrated at 5.0 V

The ST7 internal clock can be supplied by an internal RC oscillator (selectable by option byte).

<sup>2.</sup> Not tested in production, guaranteed by characterization.




Figure 40. Typical accuracy with RCCR=RCCR0 vs V<sub>DD</sub>= 2.4-6.0 V and temperature






Figure 45.  $I_{DD}$  vs temp @ $V_{DD}$  5 V & int RC = 8 MHz




Figure 46.  $I_{DD}$  vs temp @ $V_{DD}$  5 V & int RC = 4 MHz





Figure 47. IDD 12 temp @VDD 5 V & int RC = 2 MHz



Supported products	In-circuit Debugger, RLink series <sup>(1)</sup>		Emulator		Programming tool	
	Starter kit without demo board	Starter kit with Demo Board	DVP series	EMU series	In-circuit programmer	ST socket boards and EPBs
ST7FLITEUS2 ST7FLITEUS5	STX-RLINK <sup>(2)</sup>	STFLITE- SK/RAIS <sup>(2)</sup>	ST7MDT10- DVP3 <sup>(3)</sup>	ST7MDT10- EMU3	STX-RLINK ST7- STICK <sup>(5)(4)</sup>	ST7SB10- SU0 <sup>(5)</sup>

Table 80. Development tool order codes for the ST7LITEUSx family

- 1. Available from ST or from Raisonance, www.raisonance.com.
- 2. USB connection to PC.
- 3. Includes connection kit for Plastic DIP16/SO16 only. See "How to order an EMU or DVP" in ST product and tool se'ection guide for connection kit ordering information.
- 4. Parallel port connection to PC.
- 5. Add suffix /EU, /UK or /US for the power supply for your region.

#### 14.4 ST7 application notes

Table 81. ST7 application notes

Includes connecting guide for connecting guide	etion kit for Plastic DIP16/SO16 only. See "How to order an EMU or DVP" in ST product and tool selection cition kit ordering information.		
4. Parallel port connection to PC.			
14.4 ST	To application notes  7 application notes		
Identification	Description		
Application exa	mples		
AN1658	Serial numbering implementation		
AN1720	Managing the readout protection in flash microcontrollers		
AN1755	A high resolution/precision thermometer using ST7 and NE555		
AN1756	Choosing & LAL implementation strategy with ST7DALI		
AN1812	A hig'   recision, low cost, single supply ADC for positive and negative input voltages		
Example drivers	2 P		
AN 969	SCI communication between ST7 and PC		
AN 970	SPI communication between ST7 and EEPROM		
Ai 1 27 1	I <sup>2</sup> C communication between ST7 and M24Cxx EEPROM		
AN 972	ST7 software SPI master communication		
AN 973	SCI software communication with a PC using ST72251 16-bit timer		
AN 974	Real time clock with ST7 Timer Output Compare		
AN 976	Driving a buzzer through ST7 timer PWM function		
AN 979	Driving an analog keyboard with the ST7 ADC		
AN 980	ST7 keypad decoding techniques, implementing wakeup on keystroke		
AN1017	Using the ST7 universal serial bus microcontroller		
AN1041	Using ST7 PWM signal to generate analog output (sinusoïd)		
AN1042	ST7 routine for I <sup>2</sup> C slave mode management		

## 15 Known limitations

### External interrupt 2 (ei2)

Whatever the external interrupt sensitivity configured through EICR1 register, ei2 cannot exit the MCU from Halt, Active-halt and AWUFH modes when a falling edge occurs.

### Workaround

None Obsolete Producits) Obsolete Producits)
Obsolete Producits) Obsolete Producits)

Table 82. Document revision history (continued)

Date	Revision	Changes
18-Sep-06	3	Modified description of AVD[1:0] bits in the AVDTRH register in Section 7.4.4 Modified description of CNTR[11:0] bits in Section 10.2.6: Register description Modified values in Table 44 LVD and AVD tables updated, Table 47, Table 48 and Table 49 Internal RC oscillator data modified in Table 50 and new table added Table 51 Typical data in Table 54 (on chip peripherals) modified EMC characteristics updated, Section 12.7 RPU data corrected in Table 63 including additional notes Output driving current table updated, Table 64 RON data corrected in Table 65 Modified ADC accuracy tables in Section 12.10 Section: updated Errata sheet removed from document Notes modified for low voltage detector Section 7.4.1 Notes updated in Section 4.4 (I <sup>2</sup> C Interface) Thermal characteristics table updated, Table 74 Modified option list on Section 14.2: Ordering information Modified Section 14.3: Development tools Modified text in Section:
26-Jan-07	4	Added -40°C to 125°C temperature range  Modified note on ei4 in Table 9. Interrupt mapping  Added note 3 to Section 7.3°2. External Interrupt Control register 2 (EICR2)  Added Figure 41 and Figure 40  Added a note to LV DRF in Section 7.4.4: Register description  Section 6.4.1: Introduction  Modified Table 47 and Table 48  Modified Table 47 and Table 53  Undated Table 64  Mod fied R <sub>AIN</sub> and ADC accuracy tables in Section 12.10: ADC characteristics  Modified Table 80  Modified Table 79  Modified option list on Figure 69: Option list
06-Feb-2009	Prodi	Document reformatted.  Replaced ST7ULTRALITE by ST7LITEUS2 and ST7LITEUS5.  Removed limitations in user and in I <sup>2</sup> C mode from <i>Section 15: Known limitations</i> , and added <i>External interrupt 2 (ei2)</i> .  Added MCO on pin 3.  Updated <i>Section 12.3.2: Operating conditions with low voltage detector (LVD)</i> , <i>Section 12.3.3: Auxiliary voltage detector (AVD) thresholds, Section 12.3.4: Internal RC oscillator, Section 12.4: Supply current characteristics</i> , and <i>Section 12.8.2: Output driving current characteristics</i> .  Updated internal RC prescaler to add 500 KHz.  Updated ECOPACK text in <i>Section 13.1: Package mechanical data</i> . Added PDIP16 silhouette on cover page, and updated <i>Table 73: 16-pin plastic dual inline package, 300-mil width, package mechanical data</i> and <i>Figure 68: 16-pin plastic dual in-line package, 300-mil width, package outline</i> .
		Changed order codes to die A version in <i>Table 79: Supported order codes</i> .  Removed soldering information section.  Updated option list.