



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	ST7
Core Size	8-Bit
Speed	8MHz
Connectivity	-
Peripherals	LVD, POR, PWM, WDT
Number of I/O	5
Program Memory Size	1KB (1K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 5.5V
Data Converters	A/D 5x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	8-SOIC (0.154", 3.90mm Width)
Supplier Device Package	8-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/st7fliteus5m6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

57

Table 49.	Voltage drop between AVD flag set and LVD reset generation	96
Table 50.	Internal RC oscillator characteristics (5.0 V calibration)	97
Table 51.	Internal RC oscillator characteristics (3.3 V calibration)	97
Table 52.	Supply current characteristics.	99
Table 53.	Internal RC oscillator supply current.	100
Table 54.	On-chip peripheral characteristics	103
Table 55.	General timings	103
Table 56.	Auto-wakeup RC oscillator	103
Table 57.	RAM and Hardware registers	104
Table 58.	Flash Program memory	104
Table 59.	EMC characteristics	105
Table 60.	EMI characteristics	106
Table 61.	Absolute maximum ratings	106
Table 62.		107
Table 63.	General characteristics	
Table 64.	Output driving current characteristics	109
Table 65.	Asynchronous RESET pin characteristics	114
Table 66.	10-bit ADC characteristics	👡 . 115
Table 67.	ADC accuracy with VDD = 3.3 to 5.5 V	116
Table 68.	ADC accuracy with VDD = 2.7 to 3.3 V	116
Table 69.	ADC accuracy with VDD = 2.4V to 2.7V	116
Table 70.	8-lead very thin fine pitch dual flat no-lead package mechanical data	118
Table 71.	8-pin plastic small outline package, 150-mil width, onckage mechanical	
	data	119
Table 72.	8-pin plastic dual in-line package, 300 mil width package mechanical data	120
Table 73.	16-pin plastic dual in-line package, 3\0-r.il width, package mechanical	
	data	121
Table 74.	Thermal characteristics	122
Table 75.	Startup clock selection	124
Table 76.	LVD threshold configuration	124
Table 77.	Definition of sector 0 cize	124
Table 79.	Supported order codes	125
Table 80.	Development tool order codes for the ST7LITEUSx family	129
Table 81.	ST7 ap ₁ lication notes	129
Table 82.	Document revision history	134
1		
-0/		
No.50		
U	*0	
	8°	
$\sim 0^{1}$		
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~		
<b>N</b>		

0049h	BIOCK	Register label	Register name	Reset status	Remarks
004Ah	AWU	AWUPR AWUCSR	AWU Prescaler register AWU Control/Status register	FFh 00h	R/W R/W
004Bh 004Ch 004Dh 004Eh 004Fh 0050h	DM ⁽⁴⁾	DMCR DMSR DMBK1H DMBK1L DMBK2H DMBK2L	DM Control register DM Status register DM Breakpoint register 1 High DM Breakpoint register 1 Low DM Breakpoint register 2 High DM Breakpoint register 2 Low	00h 00h 00h 00h 00h 00h	R/W R/W R/W R/W R/W
0051h to 007Fh			Reserved area (47 bytes)		15)
T OF A DES				roduc	

#### Hardware register map (continued)⁽¹⁾ Table 3.



# 4 Flash program memory

## 4.1 Introduction

The ST7 single voltage extended Flash (XFlash) is a non-volatile memory that can be electrically erased and programmed either on a byte-by-byte basis or up to 32 bytes in parallel.

The XFlash devices can be programmed off-board (plugged in a programming tool) or onboard using in-circuit programming or in-application programming.

The array matrix organization allows each sector to be erased and reprogrammed without affecting other sectors.

# 4.2 Main features

- ICP (in-circuit programming)
- IAP (in-application programming)
- ICT (in-circuit testing) for downloading and executing user application test patterns in RAM
- Sector 0 size configurable by option byte
- Readout and write protection

# 4.3 Programming modes

The ST7 can be programmed in three different ways:

• Insertion in a programming tool

In this mode, FLASH sectors 0 and 1 and option byte row can be programmed or erased.

In circuit programming

In this mode, FLASH sectors 0 and 1 and option byte row can be programmed or erased without removing the device from the application board.

In-application programming

In this mode, sector 1 can be programmed or erased without removing the device from the application board and while the application is running.

## 4.3.1 In-ci

## In-circuit programming (ICP)

ICP uses a protocol called I²C (in-circuit communication) which allows an ST7 plugged on a printed circuit board (PCB) to communicate with an external programming device connected via cable. ICP is performed in three steps:

 Switch the ST7 to I²C mode. This is done by driving a specific signal sequence on the ICCCLK/DATA pins while the RESET pin is pulled low. When the ST7 enters I²C mode, it fetches a specific RESET vector which points to the ST7 system memory containing Pin 9 has to be connected to the CLKIN pin of the ST7 when I²C mode is selected with option bytes disabled (35-pulse I²C entry mode). When option bytes are enabled (38-pulse I²C entry mode), the internal RC clock (internal RC or AWU RC) is forced. If internal RC is selected in the option byte, the internal RC is provided. If AWU RC or external clock is selected, the AWU RC oscillator is provided.

A serial resistor must be connected to I²C connector pin 6 in order to prevent contention on PA3/RESET pin. Contention may occur if a tool forces a state on RESET pin while PA3 pin forces the opposite state in output mode. The resistor value is defined to limit the current below 2 mA at 5 V. If PA3 is used as output push-pull, then the application must be switched off to allow the tool to take control of the RESET pin (PA3). To allow the programming tool to drive the RESET pin below V_{IL}, special care must also be taken when a pull-up is placed on PA3 for application reasons.

**Caution:** During normal operation, ICCCLK pin must be pulled- up, internally or externally (external pull-up of 10 k $\Omega$  mandatory in noisy environment). This is to avoid entering I²C mode unexpectedly during a reset. In the application, even if the pin is configured as output, any reset will put it back in input pull-up.



# Memory protection

There are two different types of memory protection: readout protection and Write/Erase Protection which can be applied individually.

## 4.5.1 Readout protection

Readout protection, when selected provides a protection against program memory content extraction and against write access to Flash memory. Even if no protection can be considered as totally unbreakable, the feature provides a very high level of protection for a general purpose microcontroller. Program memory is protected.



# 6 Supply, reset and clock management

The device includes a range of utility features for securing the application in critical situations (for example in case of a power brown-out), and reducing the number of external components.

# 6.1 Main features

- Clock management
  - 8 MHz internal RC oscillator (enabled by option byte)
  - External clock Input (enabled by option byte)
- Reset sequence manager (RSM)
- System integrity management (SI)
  - Main supply low voltage detection (LVD) with reset generation (mabled by option byte)
  - Auxiliary voltage detector (AVD) with interrupt capa vitry for monitoring the main supply

# 6.2 Internal RC oscillator adjustment

The ST7 contains an internal RC osc llater with a specific accuracy for a given device, temperature and voltage. It can be selected as the start up clock through the CKSEL[1:0] option bits (see *Section 14.1 or page 123*). It must be calibrated to obtain the frequency required in the application is done by software writing a 10-bit calibration value in the RCCR (RC Control register) and in the bits [6:5] in the SICSR (SI Control Status register).

Whenever the microcontroller is reset, the RCCR returns to its default value (FFh), i.e. each time the device is reset, the calibration value must be loaded in the RCCR. Predefined calibration values are stored in Flash memory for 3.3 and 5 V V_{DD} supply voltages at 25°C, as shown in the following table.

SO/1	RCCR	Conditions	ST7LITEUS2/ST7LITEUS5 address				
002	RCCRH0	V _{DD} =5 V	DEE0h ⁽¹⁾ (CR[9:2] bits)				
	RCCRL0	I _A =25 °C f _{RC} =8 MHz	DEE1h ¹⁾ (CR[1:0] bits)				
cO/	RCCRH1	V _{DD} =3.3 V	DEE2h ¹⁾ (CR[9:2] bits)				
003	RCCRL1	T _A =25 °C f _{RC} =8 MHz	DEE3h ¹⁾ (CR[1:0] bits)				

Table 5. Predefined RC oscillator calibration values

1. DEE0h, DEE1h, DEE2h and DEE3h are located in a reserved area butare special bytes containing also the RC calibration values which are read-accessible only in user mode. If all the Flash space (including the RC calibration value locations) has been erased (after the readout protection removal), then the RC calibration values can still be obtained through these two addresses.



- Note: 1 In I²C mode, the internal RC oscillator is forced as a clock source, regardless of the selection in the option byte. Refer to note 5 in Section 4.4 on page 19 for further details.
  - 2 See Section 12: Electrical characteristics for more information on the frequency and accuracy of the RC oscillator.
  - 3 To improve clock stability and frequency accuracy, it is recommended to place a decoupling capacitor, typically 100nF, between the V_{DD} and V_{SS} pins as close as possible to the ST7 device.
- **Caution:** If the voltage or temperature conditions change in the application, the frequency may need to be recalibrated.

Refer to application note AN2326 for information on how to calibrate the RC frequency using an external reference signal.

The ST7LITEUS2 and ST7LITEUS5 also contain an Auto-wakeup RC oscillator. This RC oscillator should be enabled to enter Auto-wakeup from Halt mode.

The Auto-wakeup RC oscillator can also be configured as the startup clock through the CKSEL[1:0] option bits (see *Section 14.1 on page 123*).

This is recommended for applications where very low power cor sumption is required.

Switching from one startup clock to another can be done in run mode as follows (see *Figure 9*):

#### Case 1

Switching from internal RC to AWU:

- 1. Set the RC/AWU bit in the CKCNTCSR register to enable the AWU RC oscillator
- 2. The RC_FLAG is cleared and the clock output is at 1.
- 3. Wait 3 AWU RC cynles mil the AWU_FLAG is set
- 4. The switch to the AIVU clock is made at the positive edge of the AWU clock signal
- 5. Once the switch is made, the internal RC is stopped

#### Case 2

Symphing from AWU RC to internal RC:

- 1. Reset the RC/AWU bit to enable the internal RC oscillator
- 2. Using a 4-bit counter, wait until 8 internal RC cycles have elapsed. The counter is running on internal RC clock.
- 3. Wait till the AWU_FLAG is cleared (1AWU RC cycle) and the RC_FLAG is set (2 RC cycles)
- 4. The switch to the internal RC clock is made at the positive edge of the internal RC clock signal
- 5. Once the switch is made, the AWU RC is stopped
- 1 When the internal RC is not selected, it is stopped so as to save power consumption.
- 2 When the internal RC is selected, the AWU RC is turned on by hardware when entering Auto-wakeup from Halt mode.
- 3 When the external clock is selected, the AWU RC oscillator is always on.



Note:

#### 7.4.2 Auxiliary voltage detector (AVD)

The voltage detector function (AVD) is based on an analog comparison between a  $V_{IT-(AVD)}$  and  $V_{IT+(AVD)}$  reference value and the  $V_{DD}$  main supply voltage ( $V_{AVD}$ ). The  $V_{IT-(AVD)}$  reference value for falling voltage is lower than the  $V_{IT+(AVD)}$  reference value for rising voltage in order to avoid parasitic detection (hysteresis).

The output of the AVD comparator is directly readable by the application software through a real time status bit (AVDF) in the SICSR register. This bit is read only.

#### Monitoring the V_{DD} main supply

The AVD threshold is selected by the AVD[1:0] bits in the AVDTHCR register.

If the AVD interrupt is enabled, an interrupt is generated when the voltage crosses the  $V_{IT+(AVD)}$  or  $V_{IT-(AVD)}$  threshold (AVDF bit is set).

In the case of a drop in voltage, the AVD interrupt acts as an early warning, anoving software to shut down safely before the LVD resets the microcontroller. See Figure 17.

The interrupt on the rising edge is used to inform the application that the  $V_{\text{DD}}$  warning state is over

Note: Make sure the right combination of LVD and AVD threshcios is used as LVD and AVD levels are not correlated. Refer to Table 47 on page 95 and Table 48 on page 96 for more details.





#### 8.2 Slow mode

This mode has two targets:

- To reduce power consumption by decreasing the internal clock in the device,
- To adapt the internal clock frequency (f_{CPU}) to the available supply voltage.

Slow mode is controlled by the SMS bit in the MCCSR register which enables or disables Slow mode.

In this mode, the oscillator frequency is divided by 32. The CPU and peripherals are clocked at this lower frequency.

Slow-wait mode is activated when entering Wait mode while the device is already in Slow Note: mode.



#### 8.3 Wait mode

Wait mode places the MCU in a low power consumption mode by stopping the CPU.

This power saving mode is selected by calling the 'WFI' instruction.

All perior erac remain active. During Wait mode, the I bit of the CC register is cleared, to enable all interrupts. All other registers and memory remain unchanged. The MCU remains ne MCU will remain in Wait mode until a Reset or an Interrupt or Refer to *Figure 20* for a description of the Wait mode flowchart. in Wait mode until an interrupt or reset occurs, whereupon the Program Counter branches to

The MCU will remain in Wait mode until a Reset or an Interrupt occurs, causing it to wakeup.



#### Figure 23. Halt timing overview



1. A reset pulse of at least 42µs must be applied when exiting from Halt mode.

#### Figure 24. Halt mode flowchart



- 1. WDGHALT is an option bit. See option byte section for more details.
- Peripheral clocked with an external clock source can still be active.
- Only some specific interrupts can exit the MCU from Halt mode (such as external interrupt). Refer to Table 9: Interrupt mapping for more details.
- Before servicing an interrupt, the CC register is pushed on the stack. The I bit of the CC register is set during the interrupt routine and cleared when the CC register is popped. 4.
- 5. The CPU clock must be switched to 1 MHz (RC/8) or AWU RC before entering Halt mode.



**Caution:** The alternate function must not be activated as long as the pin is configured as input with interrupt, in order to avoid generating spurious interrupts.

#### Analog alternate function

When the pin is used as an ADC input, the I/O must be configured as floating input. The analog multiplexer (controlled by the ADC registers) switches the analog voltage present on the selected pin to the common analog rail which is connected to the ADC input.

It is recommended not to change the voltage level or loading on any port pin while conversion is in progress. Furthermore it is recommended not to have clocking pins located close to a selected analog pin.

Warning: The analog input voltage level must be within the limits stated in the absolute maximum ratings.

# 9.3 Unused I/O pins

Unused I/O pins must be connected to fixed voltage levels. Refer to Section 12.8.

## 9.4 Low power modes

#### Table 20. Effect of low power modes on I/O ports

Mode	Description
Wait	No effect on I/O ports. External interrupts cause the device to exit from Wait node.
Halt	No effect on I/O ports. External interrupts cause the device to exit from Halt mode.

## 9.5

# Interrupts

The external interrupt event generates an interrupt if the corresponding configuration is selected with DDR and OR registers and the interrupt mask in the CC register is not active (RIM instruction).

#### Table 21. Description of interrupt events

Interrupt event	Event flag	Enable control bit	Exit from Wait	Exit from Halt
External interrupt on selected external event	-	DDRx ORx	Yes	Yes



#### 10.2.5 Interrupts

	Table 28	. Interru	upt events
--	----------	-----------	------------

Interrupt event ⁽¹⁾	Event flag	Enable control bit	Exit from Wait	Exit from Halt	Exit from Active-halt
Overflow event	OVF	OVFIE	Yes	No	Yes ⁽²⁾
CMP event	CMPFx	CMPIE	Yes	No	No

The interrupt events are connected to separate interrupt vectors (see Interrupts chapter). They generate an interrupt if the enable bit is set in the ATCSR register and the interrupt mask in the CC 1. register is reset (RIM instruction).

2. Only if CK0=1 and CK1=0

#### 10.2.6 **Register description**

#### Timer control status register (ATCSR)

Register	descripti	on				Ċ	(S)
Timer cor	ntrol status	s register	(ATCSR)			900	
Reset value	e: 0000 000	0 (00h)		×	S Pri		
0	0	0	CK1	CKL	OVF	OVFIE	CMPIE
Picaurwite							

Bits 7:5 Reserved, must be kept cleared.

Bits 4:3 CK[1:0] Counter Clock Selection.

These birs are set and cleared by software and cleared by hardware after a reset. They select the clock frequency of the counter (see Table 29: Counter clock celection).

#### Eit 2 **UVF** Overflow flag.

This bit is set by hardware and cleared by software by reading the ATCSR register. It indicates the transition of the counter from FFFh to ATR value.

- 0: No counter overflow occurred
- 1: Counter overflow occurred

When set, the OVF bit stays high for 1 f_{COUNTER} cycle (up to 1ms depending on the clock selection) after it has been cleared by software.

#### Bit 1 OVFIE Overflow interrupt enable.

This bit is read/write by software and cleared by hardware after a reset.

- 0: OVF interrupt disabled
- 1: OVF interrupt enabled
- obsolete Pro obsolete Pro Bit 0 CMPIE Compare interrupt enable.

This bit is read/write by software and clear by hardware after a reset. It allows to mask the interrupt generation when CMPF bit is set.

- 0: CMPF interrupt disabled
- 1: CMPF interrupt enabled



#### 10.3.5 Interrupts

None.

#### 10.3.6 Register description

#### Control/Status register (ADCCSR)

Reset value: 0000 0000 (00h)

7							0
EOC	SPEED	ADON	0	0	CH2	CH1	CH0
Read/Write (Except bit 7 read only)							6

- Bit 7 EOC End of Conversion
  - This bit is set by hardware. It is cleared by software reading the AUCDRH register.
  - 0: Conversion is not complete
  - 1: Conversion complete
- Bit 6 SPEED ADC clock selection This bit is set and cleared by software. It is user together with the SLOW bit to configure the ADC clock speed. Refer to the table in the SLOW bit description.
- Bit 5 ADON A/D Converter on This bit is set and cleared by software. 0: A/D converter is switched on 1: A/D converter is switched on
- Bits 4:3 Reserved. Must be kept cleared.
- Bits 2:0 CH[2:01 Crannel Selection

These bi's are set and cleared by software. They select the analog input to convert.

Note: A write to the ADC CSR register (with ADON set) aborts the current conversion, resets the EOC bit and starts a new conversion.

#### Taple 32. Channel selection

26	Channel pin	CH2	CH1	CH0
SO.	AINO	0	0	0
$O^{\mathcal{V}}$	AIN1	0	0	1
	AIN2	0	1	0
$cO_{le}$	AIN3	0	1	1
05	AIN4	1	0	0
<b>O</b> Y				



#### ADC data register high (ADCDRH)

Reset value: 0000 0000 (00h)



Bits 7:0 D[9:2] MSB of Analog Converted value

#### ADC control/data register Low (ADCDRL)

Reset value: 0000 0000 (00h)



Bits 7:4 Reserved. Forced by hardware to 0.

Bit 3 SLOW Slow mode

This bit is set and cleared by software. It is used together with the SPEED bit to configure the ADC clock speed as shown on the table below (see Table 33: Configuring the ADC c ock speed).

- Bit 2 Reserved. Forced by hardware to 0.
- Bits 1:0 D[1:0] LSB # Analog Converted value

#### Table 33. Configuring the ADC clock speed

fadc	SLOW	SPEED
f _{CPU} /2	0	0
fceu	0	1
icpu/4	1	х

#### ADC register map and reset values

	f _{CPU} /2		19				(	)	0	
	for							)	1	
10	icpu/4							1	х	
SOL	Table 34.	ADC regi	ster maj	o and res	set value	es				
005	Address (Hex.)	Register label	7	6	5	4	3	2	1	0
SOle	0034h	ADCCSR Reset value	EOC 0	SPEED 0	ADON 0	0 0	0 0	CH2 0	CH1 0	CH0 0
005	0035h	ADCDRH Reset value	D9 0	D8 0	D7 0	D6 0	D5 0	D4 0	D3 0	D2 0
	0036h	ADCDRL Reset value	0 0	0 0	0 0	0 0	SLOW 0	0 0	D1 0	D0 0



# 11 Instruction set

# 11.1 ST7 addressing modes

The ST7 Core features 17 different addressing modes which can be classified in seven main groups:

Addressing mode	Example
Inherent	nop
Immediate	ld A,#\$55
Direct	ld A,\$55
Indexed	ld A,(\$55,X)
Indirect	ld A ((کرت),X)
Relative	jine loop
Bit operation	bset byte,#5

Table 35. Description of addressing modes

The ST7 instruction set is designed to minimize the number of bytes required per instruction: To do so, most of the addressing modes may be subdivided in two submodes called long and short:

- Long addressing mode is more powe nul because it can use the full 64 Kbyte address space, however it uses more bytes and more CPU cycles.
- Short addressing mode is loss powerful because it can generally only access page zero (0000h - 00FFh range), but the instruction size is more compact, and faster. All memory to memory loss ructions use short addressing modes only (CLR, CPL, NEG, BSET, BRES, BIJI, BTJF, INC, DEC, RLC, RRC, SLL, SRL, SRA, SWAP)

The ST7 Ascentoier optimizes the use of long and short addressing modes.

26	∿∿ude	6	Syntax	Destination/ source	Pointer address	Pointer size	Length (bytes)
Interari	K		nop				+ 0
umediate	. 0.	•	ld A,#\$55				+ 1
Short	Direct		ld A,\$10	00FF			+ 1
Long	Direct		ld A,\$1000	0000FFFF			+ 2
No Offset	Direct	Indexed	ld A,(X)	00FF			+ 0 (with X register) + 1 (with Y register)
Short	Direct	Indexed	ld A,(\$10,X)	001FE			+ 1
Long	Direct	Indexed	ld A,(\$1000,X)	0000FFFF			+ 2
Short	Indirect		ld A,[\$10]	00FF	00FF	byte	+ 2
Long	Indirect		ld A,[\$10.w]	0000FFFF	00FF	word	+ 2
Short	Indirect	Indexed	ld A,([\$10],X)	001FE	00FF	byte	+ 2

 Table 36.
 ST? addressing mode overview ⁽¹⁾



## 11.1.2 Immediate

Immediate instructions have 2 bytes, the first byte contains the opcode, the second byte contains the operand value.

Table 38.	Instructions	supporting	inherent	immediate	addressing mode
-----------	--------------	------------	----------	-----------	-----------------

Immediate instruction	Function		
LD	Load		
CP	Compare		
BCP	Bit compare		
AND, OR, XOR	Logical operations		
ADC, ADD, SUB, SBC	Arithmetic operations		

#### 11.1.3 Direct

In Direct instructions, the operands are referenced by their memory ac dress.

The direct addressing mode consists of two submodes:

#### Direct (short) addressing mode

the address is a byte, thus requires only 1 byte offer the opcode, but only allows 00 - FF addressing space.

#### Direct (long) addressing mode

The address is a word, thus allo ving 64 Kbyte addressing space, but requires 2 bytes after the opcode.

## 11.1.4 Indexed morie (no offset, short, long)

In this mode, the operand is referenced by its memory address, which is defined by the unsigned addition of an index register (X or Y) with an offset.

incindirect addressing mode consists of three submodes:

## Indexed mode (no offset)

There is no offset (no extra byte after the opcode), and allows 00 - FF addressing space.

## Indexed mode (short)

The offset is a byte, thus requires only 1 byte after the opcode and allows 00 - 1FE addressing space.

#### Indexed mode (long)

The offset is a word, thus allowing 64 Kbyte addressing space and requires 2 bytes after the opcode.

ار بر



## 11.1.5 Indirect modes (short, long)

The required data byte to do the operation is found by its memory address, located in memory (pointer).

The pointer address follows the opcode. The indirect addressing mode consists of two submodes:

#### Indirect mode (short)

The pointer address is a byte, the pointer size is a byte, thus allowing 00 - FF addressing space, and requires 1 byte after the opcode.

#### Indirect mode (long)

The pointer address is a byte, the pointer size is a word, thus allowing 64 Kbyte addressing space, and requires 1 byte after the opcode.

#### 11.1.6 Indirect indexed modes (short, long)

This is a combination of indirect and short indexed addressing modes. The operand is referenced by its memory address, which is defined by the unsigned addition of an index register value (X or Y) with a pointer value located in monory. The pointer address follows the opcode.

The indirect indexed addressing mode consists of two submodes:

#### Indirect indexed mode (short)

The pointer address is a byte, the pointer size is a byte, thus allowing 00 - 1FE addressing space, and requires 1 byte after the opcode.

#### Indirect indexed mode (iong)

The pointer address is a byte, the pointer size is a word, thus allowing 64 Kbyte addressing space, and requires 1 byte after the opcode.

# Table 3. Instructions supporting direct, indexed, indirect and indirect indexed addressing modes

18	Instructions	Function
suso'	Long and short instructions	
OV -	LD	Load
16	СР	Compare
cO'	AND, OR, XOR	Logical operations
05	ADC, ADD, SUB, SBC	Arithmetic addition/subtraction operations
Û.	BCP	Bit compare
	Short instructions only	
	CLR	Clear
	INC, DEC	Increment/decrement
	TNZ	Test negative or zero



57



Figure 40. Typical accuracy with RCCR=RCCR0 vs V_{DD}= 2.4-6.0 V and temperature

Figure 41. Typical accuracy with RCCR=RCCR1 vs Von= 2.4-6.0V and temperature





Figure 62. RESET pin protection when LVD is disabled

#### 12.10 **ADC characteristics**

Subject to general operating condition for V_{DD}, f_{OSC}, and T_A unless otherwise specified.

:	Symbol	Parameter	Condition	Min	Typ ⁽¹⁾	Max	Unit	
	f _{ADC}	ADC clock frequency ⁽²⁾	c01	25	0.	4	MHz	
	V _{AIN}	Conversion voltage range ⁽³⁾		V _{SSA}		$V_{DDA}$	V	
			$V_{DD} = 5 \text{ V}, \text{ f}_{ADC} = 4 \text{ MHz}$			8 ⁽⁴⁾		
		*(5)	$V_{DD} = 3.3 V,$ $f_{ADC}=4 MHz$			7 ⁽⁴⁾	kΩ	
	R _{AIN}	External input resistor f	$2.7 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V},$ f _{ADC} =2 MHz			10 ⁽⁴⁾		
	C		2.4 V $\leq$ V _{DD} $\leq$ 2.7 V, f _{ADC} =1 MHz			TBD ⁽⁴⁾		
	AF.C	Internal sample and hold capacitor			3		pF	
SOLO	t _{STAB}	Stabilization time after ADC enable			0 ⁽⁵⁾			
00	6	Conversion time (Sample+Hold)	f _{CPU} =8 MHz, f _{ADC} =4 MHz		3.5		μο	
005018	+ Sample capacitor loading time - Hold conversion time				4 10		1/f _{ADC}	
	<ol> <li>Unless otherwise specified, typical data are based on T_A=25°C and V_{DD}-V_{SS}=5 V. They are given only as decign guidelines and are pat tested.</li> </ol>							

#### **10-bit ADC characteristics** Table 66.

Unless otherwise specified, typical data are based on  $T_A=25^{\circ}C$  and  $V_{DD}-V_{SS}=5$  V. They are given only as design guidelines and are not tested.

- 2. The maximum ADC clock frequency allowed within  $V_{DD}$  = 2.4 to 2.7 V operating range is 1 MHz.
- 3. When  $V_{DDA}$  and  $V_{SSA}$  pins are not available on the pinout, the ADC refers to  $V_{DD}$  and  $V_{SS.}$
- Any added external serial resistor will downgrade the ADC accuracy (especially for resistance greater than 4. 10k $\Omega$ ). Data based on characterization results, not tested in production.
- The stabilization time of the A/D converter is masked by the first  $t_{LOAD}$ . The first conversion after the enable is then always valid. 5.





Figure 66. 8-pin plastic small outline package, 150-mil width package outline

8-pin plastic small outline package, 150-mil with, package mechanical Table 71. data XC

Dire		mm		inches ⁽¹⁾		
Dim.	Min	Тур	Nay.	Min	Тур	Max
A	1.35		1.75	0.0530		0.0690
A1	0.10		0.25	0.0040		0.0100
A2	1.10	(5)	1.65	0.0430		0.0650
В	0.33	(	0.51	0.0130		0.0200
С	(.19		0.25	0.0070		0.0100
50	4.80	S	5.00	0.1890		0.1970
E	3.80	2	4.00	0.1500		0.1580
e	200	1.27			0.0500	
Н	5.80		6.20	0.2280		0.2440
h	0.25		0.50	0.0100		0.0200
α	0d		8d			
L	0.40		1.27	0.0160		0.0500
			Numbe	r of pins		
Ν			8	3		

1. Values in inches are converted from mm and rounded to 4 decimal digits.



#### Table 75. Startup clock selection

Configuration	CKSEL1	CKSEL0
Internal RC as Startup Clock	0	0
Reserved	0	0
AWU RC as a Startup Clock	0	1
Reserved	1	0
External Clock on pin PA5	1	1

#### Table 76. LVD threshold configuration

Configuration	LVD1	LVD0
LVD Off	1	51
Highest voltage threshold	1.10	0
Medium voltage threshold	Ũ	1
Lowest voltage threshold	0	0
OPTION BYTE 0	duci	
Bits 7:4 Reserved, must always be 1.		
Bit 3 Reserved, must alway; be ).		

#### 14.1.2 **OPTION BYTE 0**

- Bits 7:4 Reserved, must always be 1
  - Bit 3 Reserved, must always be 7.
  - Bit 2 SEC0 Sector 0 size definition This option bit indicates the size of sector 0 according to the following table (see Table 77: Definition of sector 0 size).

#### Bit 1 FMP R Geadout protection

Reac out protection, when selected provides a protection against program memory content extraction and against write access to Flash memory. Erasing the option bytes when the FMP_R option is selected will cause the whole memory to be erased first, and the device can be reprogrammed. Refer to Section 4.5 and the ST7 Flash Programming Reference Manual for more details.

- 0: Readout protection off
- 1: Readout protection on

#### Bit 0 FMP_W FLASH write protection

This option indicates if the FLASH program memory is write protected. Warning: When this option is selected, the program memory (and the option bit itself) can never be erased or programmed again.

- 0: Write protection off
- 1: Write protection on

# Obsolete P Bit Definition of sector 0 size

Sector 0 Size	SEC0
0.5k	0
1k	1

