



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	ST7
Core Size	8-Bit
Speed	8MHz
Connectivity	-
Peripherals	LVD, POR, PWM, WDT
Number of I/O	5
Program Memory Size	1KB (1K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 5.5V
Data Converters	A/D 5x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	8-SOIC (0.154", 3.90mm Width)
Supplier Device Package	8-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/st7fliteus5m6tr

		12.8.1	General characteristics
		12.8.2	Output driving current characteristics
	12.9	Control	pin characteristics
	12.10	ADC ch	aracteristics 115
13	Packa	age cha	racteristics118
	13.1	Packag	e mechanical data118
	13.2	Therma	d characteristics
14	Devic	e confi	guration and ordering information
	14.1	Option	bytes 123
		14.1.1	OPTION BYTE 1
		14.1.2	OPTION BYTE 0
	14.2	Orderin	g information
	14.3	Develop	oment tools
		14.3.1	Starter kits
		14.3.2	Development and deburging tools
		14.3.3	Programming tools
		14.3.4	Order codes for uevelopment and programming tools
	14.4	-	plication nores
15			mions 133
opsol	Revis	on his	tory
10	40	. 011 1113	104
	3,	.0	90.
2050	•	010	
Ob	18 ×		
	S		
1250°			
Oh			

List of tables

Internal RC oscillator characteristics (5.0 V calibration)	. 97
Internal RC oscillator characteristics (3.3 V calibration)	
Internal RC oscillator supply current	100
On-chip peripheral characteristics	103
General timings	103
Auto-wakeup RC oscillator	103
RAM and Hardware registers	104
Flash Program memory	104
EMC characteristics	105
EMI characteristics	106
Absolute maximum ratings	106
Electrical sensitivities	107
General characteristics	
10-bit ADC characteristics	115
ADC accuracy with VDD = 3.3 to 5.5 V	116
ADC accuracy with VDD = 2.7 to 3.3 V	116
	118
data	119
	120
data	121
Thermal characteristics	122
Startup clock selection	124
LVD threshold configuration	124
Supported orda: codes	
Developi างทง tool order codes for the ST7LITEUSx family	129
ST7 ap lication notes	129
Decament revision history	134
Decument revision history	134
Document revision history	134
Document revision history	134
Decument revision history	134
Document revision history	134
Developinent tool order codes for the ST7LITEUSx family ST7 application notes กับเดินment revision history	134
	Supply current characteristics. Internal RC oscillator supply current. On-chip peripheral characteristics General timings. Auto-wakeup RC oscillator RAM and Hardware registers Flash Program memory EMC characteristics EMI characteristics EMI characteristics Absolute maximum ratings Electrical sensitivities General characteristics Output driving current characteristics 10-bit ADC characteristics Abynchronous RESET pin characteristics 10-bit ADC characteristics ADC accuracy with VDD = 3.3 to 5.5 V ADC accuracy with VDD = 2.7 to 3.3 V ADC accuracy with VDD = 2.4V to 2.7V 8-lead very thin fine pitch dual flat no-lead package mechanical data 8-pin plastic small outline package, 150-mil width, package mechanical data 16-pin plastic dual in-line package, 300-mil width, package mechanical data 16-pin plastic dual in-line package, 300-mil width, package mechanical data Thermal characteristics Startup clock selection LVD threshold configuration Definition of section 0 size Supported orgins des

Figure 48.	Two typical applications with unused I/O pin	
Figure 49.	Typical IPU vs. VDD with VIN=VSSI	
Figure 50.	Typical VOL at VDD = 2.4 V (standard pins)	
Figure 51.	Typical VOL at VDD = 3 V (standard pins)	
Figure 52.	Typical VOL at VDD = 5 V (standard pins)	
Figure 53.	Typical VOL at VDD = 2.4 V (HS pins)	
Figure 54.	Typical VOL at VDD = 3 V (HS pins)	
Figure 55. Figure 56.	Typical VOL at VDD = 5 V (HS pins)	
Figure 57.	Typical VDD-VOH at VDD = 2.4 V (HS pins)	
Figure 58.	Typical VDD-VOH at VDD = 5 V (HS pins)	
Figure 59.	Typical VOL vs. VDD (HS pins)	
Figure 60.	Typical VDD-VOH vs. VDD (HS pins)	
Figure 61.	RESET pin protection when LVD is enabled	
Figure 62.	RESET pin protection when LVD is disabled	
Figure 63.	Typical application with ADC	. 116
Figure 64.	ADC accuracy characteristics	. 117
Figure 65.	8-lead very thin fine pitch dual flat no-lead package outline	. 118
Figure 66.	8-pin plastic small outline package. 150-mil width package organic	119
Figure 67.	8-pin plastic dual in-line package, 300-mil width package outline	120
Figure 68.	16-nin plastic dual in-line package, 300-mil width, package outline	121
Figure 69.	Option list	. 12/
	Option list	
	Option list	
	.(5) 60'	
	Cill Old	
	7/10	
	K, *(2)	
	*6', 'C',	
10	3/10	
1250		
00		
	XO TO THE PROPERTY OF THE PROP	
~O)/		
-12		
Uh.		

4.7 Register description

4.7.1 Flash Control/Status register (FCSR)

This register controls the XFlash erasing and programming using ICP, IAP or other programming methods.

1st RASS Key: 0101 0110 (56h) 2nd RASS Key: 1010 1110 (AEh)

When an EPB or another programming tool is used (in socket or ICP mode), the RASS keys

are sent automatically.

Reset value: 000 0000 (00h)




Table 4. FLASH register map and reset values

	Tubic 4.	I LACIII	egiotei i	map and	i i coct vi	uiucs				
	Address (Hex.)	Register Label	7	6	5		3	20	1	0
	002Fh	FCSR Reset value	0	0	00	0	80	OPT 0	LAT 0	PGM 0
	icils) obsole									
	0	login	.16							
2/6	16,	Odi	CIL							
Obsole	*eP	(0)								
5/50/8	3									
OA										

Central processing unit 5

5.1 Introduction

This CPU has a full 8-bit architecture and contains six internal registers allowing efficient 8bit data manipulation.

5.2 Main features

- 63 basic instructions
- Fast 8-bit by 8-bit multiply
- 17 main addressing modes
- Two 8-bit index registers
- 16-bit stack pointer
- Low power modes
- Maskable hardware interrupts
- Non-maskable software interrupt

5.3 **CPU** registers

sent in * The six CPU registers shown in Figu. 9 7 are not present in the memory mapping and are accessed by specific instructions.

5.3.1 Accumulator (A)

The Accumulato: is an S-bit general purpose register used to hold operands and the results of the arithmetic and logic calculations and to manipulate data.

5.3.2 Index registers (X and Y)

in indexed addressing modes, these 8-bit registers are used to create either effective addresses or temporary storage areas for data manipulation. (The cross-assembler generates a precede instruction (PRE) to indicate that the following instruction refers to the Y register.)


The Y register is not affected by the interrupt automatic procedures (not pushed to and popped from the stack).

Program counter (PC)

The program counter is a 16-bit register containing the address of the next instruction to be executed by the CPU. It is made of two 8-bit registers PCL (program counter low which is the LSB) and PCH (program counter high which is the MSB).

6.3.4 **AVD Threshold Selection register (AVDTHCR)**

Reset value: 0000 0011 (03h)



Bits 7:5 CK[2:0] Internal RC Prescaler Selection

These bits are set by software and cleared by hardware after a reset. These bits select the prescaler of the internal RC oscillator. See Figure 10 on page 34 and Table 6.

Bits 4:2 Reserved, must be kept cleared.

Bits 1:0 AVD Threshold Selection bits. Refer to Section 7.4: System integrity management

Internal RC prescaler selection bits⁽¹⁾ Table 6.


CK2	CK1	СКО	fosc
0	0	0	f _{RC}
0	0	1	f _{RC/2}
0	1	0	f _{RC/4}
0	1	1	f _{RC/8}
1	0	0	f _{RC/16}

^{1.} If the internal RC is used vit. a supp y operating range below 3.3 V, a division ratio of at least 2 must be enabled in the RC prescaler.

Clock Controller Control/Status register (CKCNTCSR) 6.3.5

Read/Write

Resut value: 0000 1001 (09h)



Bits 7:4 Reserved, must be kept cleared.

Bit 3 AWU_FLAG AWU Selection

This bit is set and cleared by hardware

0: No switch from AWU to RC requested

1: AWU clock activated and temporization completed

Bit 2 RC FLAG RC Selection

This bit is set and cleared by hardware

0: No switch from RC to AWU requested

1: RC clock activated and temporization completed

Bit 1 = Reserved, must be kept cleared.

Bit 0 = RC/AWU RC/AWU Selection

0: RC enabled

1: AWU enabled (default value)

Table 7. Clock register map and reset values

	Register label	7	6	5	4	3	2	1	0
0038h	MCCSR Reset value	0	0	0	0	0	0	MCO	SMS 0
0039h	RCCR reset value	CR9 1	CR8 1	CR7 1	CR6 1	CR5	CF4	CR3 1	CR2
003Ah	SICSR reset value	0	CR1	CR0	0	0,0	LVDRF x	AVDF 0	AVDI 0
003Eh	AVDTHCR reset value	CK2 0	CK1 0	CK0 0	06	0	000	AVD1 1	AVD 1
003Fh	CKCNTCSR reset value	0	0	0	0	AWU_FLAG 1	RC_FLAG 0	0	RC/A\
	reset value	090	cile) "				




Figure 10. Clock management block diagram

RESET WATCHDOG RESET

| PULSE | ILLEGAL OPCODE RESET 1)
| LVD RESET |

Figure 12. Reset block diagram

1. Section 11.2.1: Illegal opcode reset for more details on illegal opcode reset conditions

6.4.2 Asynchronous external RESET pin

The RESET pin is both an input and an open-drain outout with integrated R_{ON} weak pull-up resistor. This pull-up has no fixed value but varies in accordance with the input voltage. It can be pulled low by external circuitry to reset the decide. See Electrical Characteristic section for more details.

A $\overline{\text{RESET}}$ signal originating from an external source must have a duration of at least $t_{h(RSTL)in}$ in order to be recognized (see Figure 13). This detection is asynchronous and therefore the MCU can enter reset state even in Halt mode.

The RESET pin is an asyr concous signal which plays a major role in EMS performance. In a noisy environment, it is recommended to follow the guidelines mentioned in the electrical characteristics section.

6.4.3 External Fewer-on reset

If the LVD is disabled by option byte, to start up the microcontroller correctly, the user must ensure by means of an external reset circuit that the reset signal is held low until V_{DD} is over the minimum level specified for the selected f_{CLKIN} frequency.

A proper reset signal for a slow rising V_{DD} supply can generally be provided by an external RC network connected to the $\overline{\text{RESET}}$ pin.

6.4.4 Internal low voltage detector (LVD) reset

Two different reset sequences caused by the internal LVD circuitry can be distinguished:

- Power-on reset
- Voltage Drop reset

The device \overline{RESET} pin acts as an output that is pulled low when $V_{DD} < V_{IT+}$ (rising edge) or $V_{DD} < V_{IT-}$ (falling edge) as shown in *Figure 13*.

The LVD filters spikes on V_{DD} larger than t_{q(VDD)} to avoid parasitic resets.

7.2 **External interrupts**

External interrupt vectors can be loaded into the PC register if the corresponding external interrupt occurred and if the I bit is cleared. These interrupts allow the processor to leave the Halt low power mode.

The external interrupt polarity is selected through the miscellaneous register or interrupt register (if available).

An external interrupt triggered on edge will be latched and the interrupt request automatically cleared upon entering the interrupt service routine.

Caution:

The type of sensitivity defined in the Miscellaneous or Interrupt register (if available) applies to the ei source. In case of a NANDed source (as described in the I/O ports section), a low level on an I/O pin, configured as input with interrupt, masks the interrupt request even in case of rising-edge sensitivity.

7.3 **Peripheral interrupts**

Different peripheral interrupt flags in the status register are a le to cause an interrupt when they are active if both:

- The I bit of the CC register is cleared.
- The corresponding enable bit is set in the control register.


If any of these two conditions is false, the interrupt is latched and thus remains pending.

Clearing an interrupt request is done by:

- Writing "0" to the corresponding bit in the status register or
- Access to the status register while the flag is set followed by a read or write of an associated register.


Note:

The clearing sequence resets the internal latch. A pending interrupt (that is, waiting for being enabled with therefore be lost if the clear sequence is executed.




Interrupt processing flowchart Figure 14.

Figure 23. Halt timing overview



1. A reset pulse of at least 42µs must be applied when exiting from Halt mode.

Figure 24. Halt mode flowchart



- 1. WDGHALT is an option bit. See option byte section for more details.
- Peripheral clocked with an external clock source can still be active.
- Only some specific interrupts can exit the MCU from Halt mode (such as external interrupt). Refer to Table 9: Interrupt mapping for more details.
- Before servicing an interrupt, the CC register is pushed on the stack. The I bit of the CC register is set during the interrupt routine and cleared when the CC register is popped.
- 5. The CPU clock must be switched to 1 MHz (RC/8) or AWU RC before entering Halt mode.

Halt mode recommendations


- Make sure that an external event is available to wakeup the microcontroller from Halt mode.
- When using an external interrupt to wakeup the microcontroller, reinitialize the
 corresponding I/O as "Input Pull-up with Interrupt" before executing the HALT
 instruction. The main reason for this is that the I/O may be wrongly configured due to
 external interference or by an unforeseen logical condition.
- For the same reason, reinitialize the level sensitiveness of each external interrupt as a precautionary measure.
- The opcode for the HALT instruction is 0x8E. To avoid an unexpected HALT instruction due to a program counter failure, it is advised to clear all occurrences of the data value 0x8E from memory. For example, avoid defining a constant in ROM with the value 0x8E.
- As the HALT instruction clears the I bit in the CC register to allow interrupts, the user may choose to clear all pending interrupt bits before executing the HALT instruction. This avoids entering other peripheral interrupt routines after executing the external interrupt routine corresponding to the wakeup event (reset or external interrupt).

8.5 Auto-wakeup from Halt mode

Auto-wakeup from Halt (AWUFH) mode is similar to Halt mode with the addition of a specific internal RC oscillator for wakeup (Auto-wakeup from Halt oscillator) which replaces the main clock which was active before entering Halt mode. Compared to Active-halt mode, AWUFH has lower power consumption (the main clock is not kept running), but there is no accurate realtime clock available.

It is entered by executing the !ALT instruction when the AWUEN bit in the AWUCSR register has been set.

Figure 25. ANUFH mode block diagram



As soon as Halt mode is entered, and if the AWUEN bit has been set in the AWUCSR register, the AWU RC oscillator provides a clock signal (f_{AWU_RC}). Its frequency is divided by a fixed divider and a programmable prescaler controlled by the AWUPR register. The output of this prescaler provides the delay time. When the delay has elapsed, the following actions are performed:

- The AWUF flag is set by hardware,
- An interrupt wakes-up the MCU from Halt mode,
- The main oscillator is immediately turned on and the 64 CPU cycle delay is used to stabilize it.

11.1.5 Indirect modes (short, long)

The required data byte to do the operation is found by its memory address, located in memory (pointer).

The pointer address follows the opcode. The indirect addressing mode consists of two submodes:

Indirect mode (short)

The pointer address is a byte, the pointer size is a byte, thus allowing 00 - FF addressing space, and requires 1 byte after the opcode.

Indirect mode (long)

The pointer address is a byte, the pointer size is a word, thus allowing 64 Kbyte addressing space, and requires 1 byte after the opcode.

11.1.6 Indirect indexed modes (short, long)

This is a combination of indirect and short indexed addressing nucles. The operand is referenced by its memory address, which is defined by the unsigned addition of an index register value (X or Y) with a pointer value located in mornary. The pointer address follows the opcode.

The indirect indexed addressing mode consists of two submodes:

Indirect indexed mode (short)

The pointer address is a byte, the pointer size is a byte, thus allowing 00 - 1FE addressing space, and requires 1 byte after the opcode.

Indirect indexed mode (iong)

The pointer address is a byte, the pointer size is a word, thus allowing 64 Kbyte addressing space, and requires 1 byte after the opcode.

Table 3. Instructions supporting direct, indexed, indirect and indirect indexed addressing modes

	addressing modes	
2/6	Instructions	Function
-1050.	Long and short instructions	
Ob.	LD LD	Load
-16	СР	Compare
60/	AND, OR, XOR	Logical operations
003	ADC, ADD, SUB, SBC	Arithmetic addition/subtraction operations
0.	BCP	Bit compare
	Short instructions only	
	CLR	Clear
	INC, DEC	Increment/decrement
	TNZ	Test negative or zero

Table 39. Instructions supporting direct, indexed, indirect and indirect indexed addressing modes (continued)

Instructions	Function
CPL, NEG	1 or 2 complement
BSET, BRES	Bit operations
BTJT, BTJF	Bit test and jump operations
SLL, SRL, SRA, RLC, RRC	Shift and rotate operations
SWAP	Swap nibbles
CALL, JP	Call or jump subroutine

11.1.7 Relative modes (direct, indirect)

This addressing mode is used to modify the PC register value by adding an ℓ -bit signed offset to it.

Table 40. Instructions supporting relative modes

Available relative direct/indirect instructions	Function
JRxx	Conditional jump
CALLR	Call relative

The relative addressing mode consis's or two submodes:

Relative mode (Direct)

The offset follows the opcode

Relative mode ('ndirect)

The offset is defined in memory, of which the address follows the opcode.

11.2 instruction groups

The ST7 family devices use an Instruction Set consisting of 63 instructions. The instructions may be subdivided into 13 main groups as illustrated in the following table:

Table 41. ST7 instruction set

Load and Transfer	LD	CLR					
Stack operation	PUSH	POP	RSP				
Increment/Decrement	INC	DEC					
Compare and tests	CP	TNZ	ВСР				
Logical operations	AND	OR	XOR	CPL	NEG		
Bit operation	BSET	BRES					
Conditional bit test and branch	BTJT	BTJF					
Arithmetic operations	ADC	ADD	SUB	SBC	MUL		

Table 42. Illegal opcode detection (continued)

Mnemo	Description	Function/example	Dst	Src	Н	I	N	Z	С
BRES	Bit Reset	bres Byte, #3	М	-	-	-	-	-	-
BSET	Bit Set	bset Byte, #3	М	-	-	-	-	-	-
BTJF	Jump if bit is false (0)	btjf Byte, #3, Jmp1	М	-	-	-	-	-	С
BTJT	Jump if bit is true (1)	btjt Byte, #3, Jmp1	М	-	-	-	-	-	С
CALL	Call subroutine		-	-	-	-	-	-	-
CALLR	Call subroutine relative		-	-	-	-	-	-	-
CLR	Clear		reg, M	-	-	-	0	1	-
СР	Arithmetic compare	tst(Reg - M)	reg	М	-	-	N	7-	С
CPL	One Complement	A = FFH-A	reg, M	-	-	-	N	Z	1
DEC	Decrement	dec Y	reg, M	-	-	-21		Z	-
HALT	Halt		-	-	- 5	95	-	-)	-
IRET	Interrupt routine return	Pop CC, A, X, PC	-	-	; 1	Ī	N	Z	C
INC	Increment	inc X	reg, M	-4-6	-	-	N	Z	-
JP	Absolute jump	jp [TBL.w]		8-	-	~0	O.	-	-
JRA	Jump relative always		20	-	10	Q	-	-	-
JRT	Jump relative		Ö.		-	-	-	-	-
JRF	Never jump	jrf *	-	0.10	ı	-	-	-	-
JRIH	Jump if ext. interrupt = 1	16	÷0	-	ı	-	-	-	-
JRIL	Jump if ext. interrupt = 0	cillo a	05	-	1	-	-	-	-
JRH	Jump if H = 1	H = 1?	-	-	ı	-	-	-	-
JRNH	Jump if H :: 0	H = 0 ?	-	-	ı	-	-	-	-
JRM	Jun.p if I = 1	I=1?	-	-	ı	-	-	-	-
JRNM	Jump if I = 0	I = 0 ?	-	-	ı	-	-	-	-
JRMI	Jump if N = 1 (minus)	N = 1 ?	-	-	ı	-	-	-	-
Jabi-	Jump if $N = 0$ (plus)	N = 0 ?	-	-	ı	-	-	-	-
JREQ	Jump if $Z = 1$ (equal)	Z = 1 ?	-	-	ı	-	-	-	-
JRNE	Jump if $Z = 0$ (not equal)	Z = 0 ?	-	-	ı	-	-	-	-
JRC	Jump if C = 1	C = 1 ?	-	-	ı	-	-	-	-
JRNC	Jump if $C = 0$	C = 0 ?	-	-	ı	-	-	-	-
JRULT	Jump if C = 1	Unsigned <	-	-	ı	-	-	-	-
JRUGE	Jump if $C = 0$	Jmp if unsigned \geq	-	-	-	-	-	-	-
JRUGT	Jump if $(C + Z = 0)$	Unsigned >	-	-	-	-	-	-	-
JRULE	Jump if $(C + Z = 1)$	Unsigned ≤	-	-	-	-	-	-	-
LD	Load	dst ≤ src	reg, M	M, reg	-	-	N	Z	-
MUL	Multiply	X,A = X * A	A, X, Y	X, Y, A	0	_	-	_	0

Table 42. Illegal opcode detection (continued)

Mnemo	Description	Function/example	Dst	Src	Н	ı	N	z	C
NEG	Negate (2's compl)	neg \$10	reg, M	-	-	-	N	Z	(
NOP	No operation		-	-	-	-	-	-	
OR	OR operation	A = A + M	Α	М	-	-	N	Z	
POP	Pop from the stack	pop reg	reg	М	-	-	-	-	
		pop CC	СС	М	Н	I	N	Z	(
PUSH	Push onto the stack	push Y	М	reg, CC	-	-	-	-	
RCF	Reset carry flag	C = 0	-	-	-	-	-	-	
RET	Subroutine return		-	-	-	-	-	16	
RIM	Enable Interrupts	I = 0	-	-	-	0	-	(-)	-
RLC	Rotate left true C	$C \le Dst \le C$	reg, M	-	-	-21	1	Z	(
RRC	Rotate right true C	$C \ge Dst \ge C$	reg, M	-	-	70	N	Z	(
RSP	Reset Stack Pointer	S = Max allowed	-	-	0.7	-	- 5	15	1
SBC	Subtract with carry	A = A - M - C	A N		-	-	N	Z	
SCF	Set carry flag	C = 1		8-	-	<u> </u>	<u>(7.</u>	-	
SIM	Disable interrupts	I = 1	<u> </u>	-	20	4	-	-	
SLA	Shift left arithmetic	C ≤ Dst ≤ 0	r∍g, M		-	-	N	Z	(
SLL	Shift left logic	C ≤ Dst ≤ 0	reg, M	0,16	-	-	N	Z	(
SRL	Shift right logic	0 ≥ Ds' ≥ C	reg, M	O -	-	-	0	Z	(
SRA	Shift right arithmetic	.7st7 ≥ Dst ≥ C	reg, M	-	-	-	N	Z	(
SUB	Subtraction	A = A - M	Α	М	-	-	N	Z	(
SWAP	SWAP niht les	Dst[74] ≤ ≥Dst[30]	reg, M	-	-	-	N	Z	
TNZ	Test for Neg & Zero	tnz lbl1	-	-	-	-	N	Z	
TRAP	S/W trap	S/W interrupt	-	-	-	1		-	
WFI	S/W trap Wait for interrupt Exclusive OR	<i>P</i>	-	-	-	0	-	-	
\ <u>\</u>	Exclusive OR	A = A XOR M	Α	М	-	-	N	Z	

12.7 EMC characteristics

Susceptibility tests are performed on a sample basis during product characterization.

12.7.1 Functional EMS (electromagnetic susceptibility)

Based on a simple running application on the product (toggling 2 LEDs through I/O ports), the product is stressed by two electromagnetic events until a failure occurs (indicated by the LEDs).

- ESD: Electrostatic discharge (positive and negative) is applied on all pins of the device until a functional disturbance occurs. This test conforms with the IEC 1000-4-2 standard.
- **FTB**: A Burst of Fast Transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test conforms with the IEC 1000-4-4 standard.

A device reset allows normal operations to be resumed. The test results are given in the table below based on the EMS levels and classes defined in application rate AN1709.

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the use. applies EMC software optimization and pregualification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected resort
- Critical Data corruption (control registers...)

Pre-qualification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the $\overline{\text{RESET}}$ pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Table 59. EMC characteristics

Symbol	Parameter	Conditions	Level/ class
V _{FESD}	Voltage limits to be applied on any I/O pin to induce a functional disturbance	V _{DD} =5 V, T _A =+25 °C, f _{OSC} =8 MHz, SO8 package, conforms to IEC 1000-4-2	3B
V _{FFTB}	Fast transient voltage burst limits to be applied through 100 pF on V_{DD} and V_{DD} pins to induce a functional disturbance	V _{DD} =5 V, T _A =+25 °C, f _{OSC} =8 MHz, SO8 package, conforms to IEC 1000-4-4	4B

Jhor J

I/O port pin characteristics 12.8

12.8.1 **General characteristics**


Subject to general operating conditions for V_{DD} , f_{OSC} , and T_A unless otherwise specified.

Table 63. **General characteristics**

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
V _{IL}	Input low level voltage	40°C to 405°C				$0.3V_{\tiny DD}$	V
V _{IH}	Input high level voltage	-40°C to 125°C		0.7V _{DD}			
V _{hys}	Schmitt trigger voltage hysteresis ⁽¹⁾				400	10	mV
ΙL	Input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$				≥1	
I _S	Static current consumption induced by each floating input pin ⁽²⁾	Floating input mode		01	10(μΑ
	Weak pull-up equivalent resistor ⁽³⁾	V _{IN} =V _S s	V _{DD} =5 V	80	120	170	וכ
R _{PU}			V _{DD} =3 V	,	200 ⁽¹⁾		kΩ
C _{IO}	I/O pin capacitance		60,	01	5		pF
t _{f(IO)out}	Output high to low level fall time 1)	C _L =.50 r. <i>F</i> Petween 10% and 90%			25		20
t _{r(IO)out}	Output low to high leve! rise time 1)				25		ns
t _{w(IT)in}	External interrupt oulse time ⁽⁵⁾	0,02		1			t _{CPU}

- Data based on characterization results, not tested in production.
- Con'igu ra'ion not recommended, all unused pins must be kept at a fixed voltage: using the output mode of the 1°C for example or an external pull-up or pull-down resistor (see *Figure 48*). Static peak current value taken at a fixed V_{IN} value, based on design simulation and technology characteristics, not tested in production. This value depends on V_{DD} and temperature values.
- The R_{PU} pull-up equivalent resistor is based on a resistive transistor (corresponding I_{PU} current characteristics described in *Figure 49*).
- R_{PU} not applicable on PA3 because it is multiplexed on RESET pin
- To generate an external interrupt, a minimum pulse width has to be applied on an I/O port pin configured as an external interrupt source.

Figure 48. Two typical applications with unused I/O pin



- $\textbf{Caution:} \ \, \text{During normal operation the ICCCLK pin must be pulled-up, internally or externally (external pull-up of 10k mandatory in noisy environment).} \ \, \text{This is to avoid entering I}^2 C \ \, \text{mode unexpectedly during a reset.}$
- I/O can be left unconnected if it is configured as output (0 or 1) by the software. This has the advantage of greater EMC robustness and lower cost.

Device configuration and ordering information 14

Each device is available for production in user programmable versions (FLASH) as well as in factory coded versions (FASTROM). Refer to Table 79 for the full list of supported part

- ST7FLITEUSA2xx and ST7FLITEUSA5xx XFlash devices are shipped to customers with a default program memory content (FFh).
- Factory Advanced Service Technique ROM (FASTROM) versions are also available: they are factory-programmed XFlash devices.

The FASTROM factory coded parts contain the code supplied by the customer. This implies that FLASH devices have to be configured by the customer using the Option Bytes while the FASTROM devices are factory-configured.

14.1 **Option bytes**

The two option bytes allow the hardware configuration of the inicrocontroller to be selected.

The option bytes can be accessed only in programming mode (for example using a standard ST7 programming tool).

14.1.1 **OPTION BYTE 1**

Bit 7:6 CKSEL[1:0] Startup clock selection.

This bit is used to select the startup frequency. By default, the internal RC is selected (see Table 75: Startup clock selection).

- Bit 5 Rese ven, must always be 1.
- Bit 4 Recerved, must always be 0.
- Obsolete Probable obsolete Probable Pro Bi's 3:2 LVD[1:0] Low Voltage Detection selection

These option bits enable the LVD block with a selected threshold as shown in Table 76: LVD threshold configuration.

Bit 1 WDG SW Hardware or software watchdog

This option bit selects the watchdog type.

- 0: Hardware (watchdog always enabled)
- 1: Software (watchdog to be enabled by software)
- Bit 0 WDG HALT Watchdog Reset on Halt

This option bit determines if a reset is generated when entering Halt mode while the watchdog is active.

- 0: No Reset generation when entering Halt mode
- 1: Reset generation when entering Halt mode

Figure 69. Option list

	ST7LITEUS FASTROM MICROCC (Last update: Feb					
	Customer: Address: Contact: Phone No: Reference/FASTROM Code*:					
	*FASTROM code name is assigned by STMicroelectronics. FASTROM code must be sent in .S19 formatHex extension cannot be processed.					
	Device Type/Memory Size/Package (check onl					
	FASTROM DEVICE: 1K FASTROM	produc				
	Conditioning (check only one option):	*6				
	DIP package: [] Tube SO package: [] Tape & Reel [] Tube DFN package: [] Tape & Reel [] Tray (Iconly)	. S17PLUSA5U6xxx and ST7PLUSA5U3xxx				
	Special Marking: [] No [] Ye Authorized characters are letter digits, Maximum character count: PDIP8/SO8/DFN8 (8 char. n. x) :	s "" '.', '-', '/' and spaces only.				
	Temperature range [] -40°C to $+85^{\circ}\text{C}$ [] -40°C to $+125^{\circ}\text{C}$					
	Clock Source le ection: [] External Clock [] AWU RC oscilla [] Internal RC	tor				
(0)	Pradout protection: [] Disabled L'LASH Write Protection: [] Disabled LVD Reset [] Disabled	[] 1K [] Enabled [] Enabled [] Highest threshold [] Medium threshold				
1050le	Watchdog Selection: [] Software Activ Watchdog Reset on Halt: [] Disabled	[] Lowest threshold ration [] Hardware Activation [] Enabled				
Obsole	Comments:					
0/02	Important note: Not all configurations are available. Refer to datasheet for authorized option byte combinations.					
0	Please download the latest version of this option list from: http://www.st.com/mcu > downloads > ST7 microcontrollers > Option list					