
E·XFL

Zilog - Z86C1505FSCR2306TR Datasheet



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	Z8
Core Size	8-Bit
Speed	5MHz
Connectivity	-
Peripherals	LED, POR, WDT
Number of I/O	32
Program Memory Size	4KB (4K x 8)
Program Memory Type	ROM
EEPROM Size	-
RAM Size	236 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	44-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z86c1505fscr2306tr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

GENERAL DESCRIPTION (Continued)





Figure 1. Z86C15 Functional Block Diagram

PIN IDENTIFICATION



Note: Pin 8 is connected to the chip, although it is used only for testing. This pin must float.


Figure 2.	40-Pin	DIP Pin	Configuration
-----------	--------	----------------	---------------

Table 1. 40-Pin DIP Identificat

Pin #	Symbol	Function	Direction
1	V _{CC}	Power Supply	Input
2	CLKOUT	Z8 System Clock	Output
3	RCIN	RC Oscillator Clock	Input
4	P37	Port 3, Pin 7	Output
5	P30	Port 3, Pin 0	Input
6	RESET	Reset	Input
7	AGND	Analog Ground	
*8	N/C	Not Connected	
9	WDTOUT	Watch-Dog Timer	Output

Table 1. 40-Pin DIP Identification

Pin #	Symbol	Function	Direction
10	P35	Port 3, Pin 5	Output
11	GND	Ground	Input
12	P32	Port 3, Pin 2	Input
13-20	P07-P00	Port 0, Pins 0,1,2,3,4,5,6,7	In/Output
21-28	P17-P10	Port 1, Pins 0,1,2,3,4,5,6,7	In/Output
29	P34	Port 3, Pin 4	Output
30	P33	Port 3, Pin 3	Input
31-38	P27-P20	Port 2, Pins 0,1,2,3,4,5,6,7	In/Output
39	P31	Port 3, Pin 1	Input
40	P36	Port 3, Pin 6	Output






Figure 4. 44-Pin QFP Pin Assignments

Table 3. 44-PIN QFP Pin Identification

Table 3. 44-PIN QFP Pin Identification

Pin #	Symbol	Function	Direction	Pin #	Symbol	Function	Direction
1	RESET	Reset	Input	27	P33	Port 3, Pin 3	Input
2	AGND	Analog Ground		28-32	P24-P20	Port 2, Pins 0, 1, 2,	In/Output
*3	N/C	Not Connected				3, 4	
4	WDTOUT	Watch-Dog Timer	Output	33	N/C	Not Connected	
5	P35	Port 3, Pin 5	Output	34-36	P27-P25	Port 2, Pins 5, 6, 7	In/Output
6	GND	Ground	Input	37	P31	Port 3, Pin 1	Input
7	P32	Port 3, Pin 2	Input	38	P36	Port 36	Output
8-10	P02-P00	Port 0, Pins 0, 1, 2	In/Output	39	VCC	Power Supply	Input
11	N/C	Not Connected	Input	40	CLKOUT	Z8 System Clock	Output
12-16	P07-P03	Port 0, Pins 3,4,5,6,	<u> </u>	41	RCIN	RC Oscillator Clock	Input
17-21	P14-P10	Port 1, Pins 0,1,2,3,	•	42	P37	Port 3, Pin 7	Output
22	N/C	Not Connected	• • •	43	P30	Port 3, Pin 0	
			1	11	N/C	Not Connected	ů.


e ·

ABSOLUTE MAXIMUM RATINGS

Description	Min	Max	Units
Supply Voltage*	-0.3	+7.0	V
Storage Temp	-65	+150	°C
Oper Ambient Temp	0	+105	°C
	Supply Voltage* Storage Temp Oper Ambient	Supply Voltage*-0.3Storage Temp-65Oper Ambient0	Supply Voltage*-0.3+7.0Storage Temp-65+150Oper Ambient0+105

STANDARD TEST CONDITIONS

The characteristics listed here apply for standard test conditions as noted. All voltages are referenced to GND. Positive current flows into the referenced pin (Test Load). Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





CAPACITANCE

 $T_A = 25$ °C; $V_{CC} = GND = 0V$; f = 1.0 MHz; unmeasured pins returned to GND.

Max	
12 pF	
12 pF	
12 pF	
	12 pF 12 pF

FREQUENCY

Frequency 4 MHz – 5 MHz

Tolerance ±10%

Frequency tolerance limit only applies to the packaged device and not die or wafer.

AC ELECTRICAL CHARACTERISTICS

Additional Timing Table

				T _A = 0°C	to +70°C		
			V _{CC} 5 MHz		ſHz		
No	Symbol	Parameter	Note [4]	Min	Max	Units	Notes
1	ТрС	Input Clock Period	5.0V	125	100000	ns	1
2	TrC,TfC	Clock Input Rise & Fall Times	5.0V		25	ns	1
3	TwC	Input Clock Width	5.0V	37		ns	1
4	TwTinL	Timer Input Low Width	5.0V	70		ns	1
5	TwTinH	Timer Input High Width	5.0V	2.5TpC			1
6	TpTin	Timer Input Period	5.0V	4TpC			1
7	TrTin	Timer Input Rise & Fall Timer	5.0V		100	ns	1
8A	TwIL	Int. Request Low Time	5.0V	70		ns	1,2
8B	TwlL	Int. Request Low Time	5.0V	3TpC			1,3
9	TwlH	Int. Request Input High Time	5.0V	ЗТрС		<u></u>	1,2
10	Twsm	STOP Mode Recovery Width Spec	5.0V	20		ns	Reg. SMR - D5=0
			5.0V	5TpC			Reg. SMR- D5=1
11	Tost	Oscillator Startup Time	5.0V		5TpC		4
12	Twdt	Watch-Dog Timer Delay Time	5.0V	2		ms	5
			5.0V	4		ms	6
			5.0V	8		ms	7
			5.0V	32		ms	8
13	POR	Power On Reset Delay	5.0V	84	196	ms	

Notes:

1. Timing Reference uses 0.7 VCC for a logic 1 and 0.2 VCC for a logic 0.

2. Interrupt request via Port 3 (P31-P33).

3. Interrupt request via Port 3 (P30).

4. SMR-D5 = 0.

5. D1 = 0, D0 = 0.(Reg. WDTMR)

6. D1 = 0, D0 = 1 (Reg. WDTMR)

7. D1 = 1, D0 = 0.(Reg. WDTMR)

8. D1 = 1, D0 = 1.(Reg. WDTMR)

PIN FUNCTIONS

RCIN. This pin, connected between a precision resistor and the power supply, forms the precision RC oscillator.

CLKOUT. This pin is the system clock of the $Z8^{
embed{B}}$ MCU and runs at the frequency of the RC oscillator.

Port 0 (P07-P00). Port 0 is an 8-bit, nibble-programmable, bidirectional, CMOS-compatible I/O port. These eight I/O

lines can be configured under software control as a nibble input port, or as a nibble open-drain output port. Inputs have standard CMOS (Figure 7). Port P00-P03 has

10.4 Kohm (\pm 35%) pull-up resistor when configured as inputs.




Figure 7. Port 0 Configuration

Port 1 (P17-P10). Port 1 is an 8-bit, byte programmable, bidirectional, CMOS-compatible I/O port. These eight I/O lines can be configured under software control as a byte in-

put port or as an open-drain output port. Inputs have standard CMOS input levels (Figure 8).




Figure 8. Port 1 Configuration

Port 2 (P27-P20). Port 2 is an 8-bit, bit-programmable, bidirectional, CMOS-compatible I/O port. These eight I/O lines are configured under the software control program for I/O. Port 2 can be programmed as bit-by-bit independently, as input or output, or configured to provide open-drain outputs (Figure 9). P26 and P27 have 2.4 Kohm (\pm 25%) pullup resistors and are capable of sourcing 10 mA. P24 and P25 have 10.4 Kohm (\pm 35%) pull-up resistor when configured as inputs.





Figure 9. Port 2 Configuration

Port 3 (P37-P30). Port 3 is an 8-bit, CMOS-compatible four-fixed-input (P33-P30) and four-fixed-output (P37-P34) I/O port. Port 3 outputs have 10.4 Kohm pull-up resistances and are capable of directly driving up to four LEDs of output. (Voltage on Port 3 is 2.8V @ 20 mA.)

Port 3 is configured under software control to provide the following control functions: four external interrupt request signals (IRQ0-IRQ3); timer input and output signals (TIN and TOUT - Figure 10).

RESET (input, active Low). When activated, **RESET** initializes the Z86C15. When **RESET** is deactivated, program execution begins from the internal program location at 000CH. Reset pin has a 10.4 Kohm (\pm 35%) pull-up resistor. When this pin is pulled Low, it takes 150 ms for the Z86C15 to initialize (POR).







Figure 10. Port 3 Configuration


FUNCTIONAL DESCRIPTION

Program Memory. The 16-bit program counter addresses 4 KB of program memory space at internal locations (Figure 11).

The first 12 bytes of program memory are reserved for the interrupt vectors. These locations have six 16-bit vectors that correspond to the six available interrupts.

Byte 12 to byte 4095 consists of on-chip, mask programmed ROM. Addresses 4096 and greater are reserved.







Note: Register Bank E0-EF is only accessed through working register and indirect addressing modes.

The 4 KB program memory is mask programmable. A ROM protect feature prevents "dumping" of the ROM contents by inhibiting execution of LDC, LDCI, LDE, and LDEI instructions to Program Memory in all modes.



FUNCTIONAL DESCRIPTION (Continued)

Counter/Timers. There are two 8-bit programmable counter/timers (T0-T1), each driven by its own 6-bit programmable prescaler. The T1 prescaler can be driven by internal or external clock sources, however, the T0 prescaler is driven by the internal clock only (Figure 14).

The 6-bit prescalers can divide the input frequency of the clock source by any integer number from 1 to 64. Each prescaler drives its own counter, which decrements the value (1 to 256) that has been loaded into the counter.

When both the counter and prescaler reach the end of count, a timer interrupt request, IRQ4 (T0) or IRQ5 (T1), is generated.

The counter can be programmed to start, stop, restart to continue, or restart from the initial value. The counters can also be programmed to stop upon reaching zero (single pass mode) or to automatically reload the initial value and continue counting (modulo-n continuous mode).




Figure 14. Counter/Timers Block Diagram

FUNCTIONAL DESCRIPTION (Continued)

Watch-Dog Timer. The Z86C15 features a hardware Watch-Dog Timer activated automatically by power-on (Figure 17). The WDT is a retriggerable one-shot timer that resets the Z8 if it reaches its terminal count. The WDT circuit is driven by an on-board RC oscillator. The Watch-Dog Timer is programmable for 4,9,18 and 75 ms and must be refreshed at least once during each time cycle by executing the instruction WDT (Opcode = %5F), otherwise the Z86C15 will reset itself if WDTOUT pin 9 is connected to RESET (Pin 6). Figure 17 shows the block diagrams of WDT.

The WDTOUT pin can be connected to the RESET pin to provide an automatic reset with an 18 Tpc delay upon WDT time-out.

During WDT time-out, the WDTOUT pin goes Low for approximately 6 Tpc (system clock cycle).

WDT Hot Bit. Bit 7 of the Interrupt Request register (IRQ register FAH) determines whether a hot start or cold start


occurred. A cold start is defined as a reset occurring from the power-up of the Z86C15 (the default upon power-up is 0). A hot start occurs when a WDT time-out has occurred (bit 7 is set to 1). Bit 7 of the IRQ register is read-only and is automatically reset to 0 when accessed.

Watch-Dog Timer Mode Register (WDTMR). The WDT-MR must be written to within 64 internal system clocks after that it is write protected.

WDTMR Period (D1, D0). These bits determine the timeout period of the WDT.


WDTMR During HALT (D2). This bit determines whether or not the WDT is active during HALT Mode. The default is 1, and a 1 indicates active during HALT.

WDTMR During STOP (D3). This bit determines whether or not the WDT is active during STOP Mode. The default is 1, and a 1 indicates active during STOP.



* Default setting after RESET.

Figure 17. WDT Mode Register








Figure 19. WDT Block Diagram

FUNCTIONAL DESCRIPTION (Continued)

Power-On-Reset (POR). A timer circuit clocked by a dedicated on-board RC oscillator is used for the Power-On Reset (POR) timer function. The POR time allows VCC and the oscillator circuit to stabilize before instruction execution begins.

The POR timer circuit is a one-shot timer triggered by one of two conditions:

- 1. Power fail to Power OK status
- 2. Stop-Mode Recovery (if D5 of SMR=1)

The POR time is a nominal 150 ms \pm 20%. Bit 5 of the Stop-Mode Recovery Register determines whether the POR timer is bypassed after Stop-Mode Recovery.

HALT. HALT turns off the internal CPU clock, but not the RC oscillator. The counter/timers and external interrupts IRQ0, IRQ1, IRQ2, and IRQ3 remain active. The Z86C15 is recovered by interrupts, either externally or internally.

STOP. This instruction turns off the internal clock and external crystal oscillation. It reduces the standby current to 10 μ A or less. The STOP Mode is terminated by a reset only (WDT time-out, SMR recovery or external reset). This causes the processor to restart the application program at address 000C (HEX). In order to enter STOP (or HALT) Mode, it is necessary to first flush the instruction pipeline to avoid suspending execution in mid-instruction. To do this, the user must execute a NOP (Opcode=FFH) immediately before the appropriate sleep instruction. For example:

FF 6F	NOP STOP	; clear the pipeline ; enter STOP Mode
		or
FF	NOP	; clear the pipeline
7 F	HALT	; enter HALT Mode

Stop-Mode Recovery Register (SMR). The SMR is located in Bank F of the Expanded Register Group at address 0BH. This register selects the clock divide value and determines the mode of Stop-Mode Recovery (Figure 20). All bits are Write Only, except Bit 7 which is Read Only.




Figure 20. Stop-Mode Recovery Register

SCLK/TCLK Divide-by-16 Select (D0). D0 of the SMR controls a divide-by-16 prescaler of SCLK/TCLK. The purpose of this control is to selectively reduce device power consumption during normal processor execution (SCLK control) and/or HALT Mode (where TCLK sources counter/timers and interrupt logic).

Stop-Mode Recovery Source (D2, D3, and D4). Bits 2, 3, and 4 of the SMR register specify the wake-up source of the Stop-Mode Recovery signal (Table 4 and Figure 21).


Table 4. Stop-Mode Recovery Source

SMR:432			Operation
D4	D3	D2	Description of Action
0	0	0	POR and/or External Reset Recovery
0	0	1	Logical NAND P00-P03,P30- P33,P24-P26
0	1	0	P31 Transition
0	1	1	P32 Transition
1	0	0	P33 Transition
1	0	1	P27 Transition
1	1	0	Logical NOR of P20-P23
1	1	1	Logical NAND of P00-P03, P31, P33, P24, P25, P26

Stop-Mode Recovery Delay Select (D5). Bit 5 controls the reset delay after recovery. The default configuration of this bit is 1, which enables a 150 ms RESET delay after Stop-Mode Recovery. If this bit is set to 0, the "fast" wake up is selected and the STOP-Mode Recovery source is kept active for at least 5 TpC.

Stop-Mode Recovery Edge Select (D6). Bit 6 controls whether a low level or a high level is required from the recovery source. The default configuration of this bit is 0. A 1 indicates that a high level on any one of the recovery sources wakes the Z86C15 from STOP Mode. A 0 indicates a low level recovery. The default is 0 on POR.

Cold or Warm Start (D7). This bit is set upon entering STOP Mode. A 0 (cold) indicates that the device is awakened by a POR/WDT RESET. A 1 (warm) indicates that the device is awakened by a SMR source.





Z8 CONTROL REGISTER DIAGRAMS






Figure 24. Prescaler 1 Register (FSH: Write Only)




Z8 CONTROL REGISTER DIAGRAMS (Continued)



Stack Pointer Lower Byte (SP0-SP7)

Figure 36. Stack Pointer (FFH: Read/Write)

EXPANDED REGISTER FILE REGISTERS



* Default setting after RESET

Figure 37. Stop-Mode Recovery Register

1 Stop Recovery

Divider

2

8

16

32

PACKAGE INFORMATION




Figure 39. 40-Pin DIP Package Diagram




Figure 40. 44-Pin PLCC Package Diagram

ORDERING INFORMATION

5 MHz	5 MHz	5 MHz
40-Pin DIP	44-Pin PLCC	44-Pin QFP
Z86C1505PSC	Z86C1505VSC	Z86C1505FSC

For fast results, contact your local Zilog sales office for assistance in ordering the part desired.

CODES

Package

P = Plastic DIP

V = Plastic Leaded Chip Carrier

F = Quad Flat Pack

Environmental

C = Plastic Standard

Temperature

 $S = 0^{\circ}C \text{ to } +70^{\circ}C$

Speed

05 = 5 MHz

Example:

