

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Obsolete
Core Processor	80C51
Core Size	8-Bit
Speed	40MHz
Connectivity	CANbus, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	32
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	1.25K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	44-VQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/t89c51cc01ca-rltim

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



### Registers

#### Table 18. PSW Register

PSW (S:D0h) Program Status Word Register

7	6	5	4	3	2	1	0				
СҮ	AC	F0	RS1	RS0	ov	F1	Р				
Bit Number	Bit Mnemonic	Description	Description								
7	CY	Carry Flag Carry out fro	m bit 1 of ALL	J operands.							
6	AC	Auxiliary Ca Carry out fro	Auxiliary Carry Flag Carry out from bit 1 of addition operands.								
5	F0	User Defina	ble Flag 0.								
4-3	RS1:0	Register Ba Refer to Tabl	nk Select Bit e 16 for bits d	<b>s</b> lescription.							
2	OV	Overflow Fla Overflow set	<b>Dverflow Flag</b> Dverflow set by arithmetic operations.								
1	F1	User Defina	ble Flag 1								
0	Р	Parity Bit Set when AC Cleared whe	C contains ar n ACC contai	n odd number ns an even nu	of 1's. mber of 1's.						

Reset Value = 0000 0000b

### Table 19. AUXR Register

AUXR (S:8Eh) Auxiliary Register

7	6	5	4	3	2	1	0		
-	-	МО	-	XRS1	XRS0	EXTRAM	A0		
Bit Number	Bit Mnemonic	Description							
7-6	-	<b>Reserved</b> The value re	eserved he value read from these bits are indeterminate. Do not set this bit.						
5	MO	Stretch MO           the RD/ and           MO           0           1           30	Stretch MOVX control:         the RD/ and the WR/ pulse length is increased according to the value of M0.         M0       Pulse length in clock period         0       6         1       30						
4	-	<b>Reserved</b> The value re	ad from this b	it is indetermi	nate. Do not s	et this bit.			
3-2	XRS1-0	XRAM size:           Accessibles           XRS 1:0         XI           0         0         2           0         1         5           1         0         7           1         1         1	ize of the XR/ RAM size 56 Bytes 12 Bytes 68 Bytes 024 Bytes (de	AM fault)					



### Registers

### Table 21. EECON Register

EECON (S:0D2h) EEPROM Control Register

7	6	5	4	3	2	1	0		
EEPL3	EEPL2	EEPL1	EEPL0	-	-	EEE	EEBUSY		
Bit Number	Bit Mnemonic	Descriptio	n						
7-4	EEPL3-0	<b>Programm</b> Write 5Xh f	ing Launch of one of the one of t	command bit Kh to EEPL to	<b>s</b> launch the pr	ogramming.			
3	-	<b>Reserved</b> The value r	Reserved The value read from this bit is indeterminate. Do not set this bit.						
2	-	<b>Reserved</b> The value r	ead from this	bit is indetern	ninate. Do not	set this bit.			
1	EEE	Enable EE Set to map latches) Clear to ma	Enable EEPROM Space bit Set to map the EEPROM space during MOVX instructions (Write in the column atches) Clear to map the XRAM space during MOVX.						
0	EEBUSY	Programm Set by hard Cleared by Can not be	ing Busy flag lware when p hardware wh set or cleared	<b>g</b> rogramming is en programmi d by software.	in progress. ng is done.				

Reset Value = XXXX XX00b Not bit addressable



FM0 Memory Architecture	<ul> <li>The Flash memory is made up of 4 blocks (see Figure 20):</li> <li>The memory array (user space) 32K Bytes</li> <li>The Extra Row</li> <li>The Hardware security bits</li> <li>The column latch registers</li> </ul>
User Space	This space is composed of a 32K Bytes Flash memory organized in 256 pages of 128 Bytes. It contains the user's application code.
Extra Row (XRow)	This row is a part of FM0 and has a size of 128 Bytes. The extra row may contain infor- mation for boot loader usage.
Hardware Security Byte	The Hardware security Byte space is a part of FM0 and has a size of 1 byte. The 4 MSB can be read/written by software, the 4 LSB can only be read by software and written by hardware in parallel mode.
Column Latches	The column latches, also part of FM0, have a size of full page (128 Bytes). The column latches are the entrance buffers of the three previous memory locations (user array, XROW and Hardware security byte).
Cross Flash Memory Access Description	The FM0 memory can be program only from FM1. Programming FM0 from FM0 or from external memory is impossible.
	The FM1 memory can be program only by parallel programming.

The Table 24 show all software Flash access allowed.

		Action	FM0 (user Flash)	FM1 (boot Flash)
		Read	ok	-
E	FMO	Load column latch	ok	-
ig fro	(user Flash)	Write	-	-
cutin		Read	ok	ok
exe	FM1	Load column latch	ok	-
Code	(boot Flash)	Write	ok	-
		Read	-	-
	External memory	Load column latch	-	-
	EA = 0	Write	-	-

 Table 24.
 Cross Flash Memory Access



 Table 26.
 Programming Spaces

		Write to FCON				
		FPL3:0	FPS	FMOD1	FMOD0	Operation
		5	Х	0	0	No action
	User	A	х	0	0	Write the column latches in user space
		5	х	0	1	No action
	Extra Row	A	х	0	1	Write the column latches in extra row space
	Hardware	5	Х	1	0	No action
	Byte	A	х	1	0	Write the fuse bits space
		5	х	1	1	No action
	Reserved	А	х	1	1	No action
Status of the Elash Memory	2. The bit EPI	otherwise the Interrupts the spurious exit	e programmi at may occu t of the progr	ng is aborted ir during pro amming mod	d. gramming ti de.	me must be disabled to avoid any
Status of the Flash Memory	FBUSY is s	set when pro	ogramming	is in progre	ess.	status of programming.
Selecting FM1	The bit EN	BOOT in Al	JXR1 regist	er is used t	o map FM1	from F800h to FFFFh.
Loading the Column Latches	<ul> <li>The bit ENBOOT in AUXR1 register is used to map FM1 from F800h to FFFFh.</li> <li>Any number of data from 1 Byte to 128 Bytes can be loaded in the column latches. This provides the capability to program the whole memory by byte, by page or by any number of Bytes in a page.</li> <li>When programming is launched, an automatic erase of the locations loaded in the column latches is first performed, then programming is effectively done. Thus no page or block erase is needed and only the loaded data are programmed in the corresponding page.</li> <li>The following procedure is used to load the column latches and is summarized in Figure 21: <ul> <li>Save then disable interrupt and map the column latch space by setting FPS bit.</li> <li>Load the DPTR with the address to load.</li> <li>Execute the MOVX @DPTR, A instruction.</li> <li>If needed loop the three last instructions until the page is completely loaded.</li> <li>Unmap the column latch and Restore Interrupt</li> </ul> </li> </ul>					



#### Table 32. Read MOVC A, @DPTR

	FCON Register							Hardware	External	
Code Execution	FMOD1	FMOD0	FPS	ENBOOT	DPTR	FM1	FM0	XROW	Byte	Code
				0	0000h to 7FFFh		ОК			
	0	0	х		0000h to 7FFFh		ОК			
				1	F800h to FFFFh		Do not us	e this configu	ration	
From FM0	0	1	х	х	0000 to 007Fh See <sup>(1)</sup>			ОК		
	1	0	Х	х	х				ОК	
				0	000h to 7FFFh		ОК			
	1 1	1	Х		0000h to 7FFFh		ОК			
				1	F800h to FFFFh	Do not use this configuration				
					0000h to 7FFF		ОК			
	0 0		0	1	F800h to FFFFh	OK				
		0	1	0	х			NA		
				1	х		ОК			
				0	х			NA		
From FM1 (ENBOOT =1	0		V	1	0000h to 007h			ОК		
(	0		~	0	See <sup>(2)</sup>			NA		
	4	0	V	1	X				ОК	
	I	0	X	0	~			NA		
	4		V	1			ОК			
	I		~	0	0001107FF1			NA		
External code: EA=0 or Code Roll Over	х	0	х	x	х					ОК

1. For DPTR higher than 007Fh only lowest 7 bits are decoded, thus the behavior is the same as for addresses from 0000h to 007Fh

 For DPTR higher than 007Fh only lowest 7 bits are decoded, thus the behavior is the same as for addresses from 0000h to 007Fh

### Table 45. TL1 Register

TL1 (S:8Bh) Timer 1 Low Byte Register

7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-
Bit Number	Bit Mnemonic	Description					
7:0		Low Byte of	Timer 1.				

Reset Value = 0000 0000b



### Figure 41. CAN Bit Construction



Synchronization Segment	The first segment is used to synchronize the various bus nodes.
	On transmission, at the start of this segment, the current bit level is output. If there is a bit state change between the previous bit and the current bit, then the bus state change is expected to occur within this segment by the receiving nodes.
Propagation Time Segment	This segment is used to compensate for signal delays across the network.
	This is necessary to compensate for signal propagation delays on the bus line and through the transceivers of the bus nodes.
Phase Segment 1	Phase Segment 1 is used to compensate for edge phase errors.
	This segment may be lengthened during resynchronization.
Sample Point	The sample point is the point of time at which the bus level is read and interpreted as the value of the respective bit. Its location is at the end of Phase Segment 1 (between the two Phase Segments).
Phase Segment 2	This segment is also used to compensate for edge phase errors.
	This segment may be shortened during resynchronization, but the length has to be at least as long as the information processing time and may not be more than the length of Phase Segment 1.
Information Processing Time	It is the time required for the logic to determine the bit level of a sampled bit.
	The Information processing Time begins at the sample point, is measured in TQ and is fixed at 2 TQ for the Atmel CAN. Since Phase Segment 2 also begins at the sample point and is the last segment in the bit time, Phase Segment 2 minimum shall not be less than the Information processing Time.
Bit Lengthening	As a result of resynchronization, Phase Segment 1 may be lengthened or Phase Segment 2 may be shortened to compensate for oscillator tolerances. If, for example, the transmitter oscillator is slower than the receiver oscillator, the next falling edge used for resynchronization may be delayed. So Phase Segment 1 is lengthened in order to adjust the sample point and the end of the bit time.



### Time Trigger Communication (TTC) and Message Stamping

The T89C51CC01 has a programmable 16-bit Timer (CANTIMH and CANTIML) for message stamp and TTC.

This CAN Timer starts after the CAN controller is enabled by the ENA bit in the CANG-CON register.

Two modes in the timer are implemented:

- Time Trigger Communication:
  - Capture of this timer value in the CANTTCH and CANTTCL registers on Start Of Frame (SOF) or End Of Frame (EOF), depending on the SYNCTTC bit in the CANGCON register, when the network is configured in TTC by the TTC bit in the CANGCON register.

Note: In this mode, CAN only sends the frame once, even if an error occurs.

- Message Stamping
  - Capture of this timer value in the CANSTMPH and CANSTMPL registers of the message object which received or sent the frame.
  - All messages can be stamps.
  - The stamping of a received frame occurs when the RxOk flag is set.
  - The stamping of a sent frame occurs when the TxOk flag is set.

The CAN Timer works in a roll-over from FFFFh to 0000h which serves as a time base.

When the timer roll-over from FFFFh to 0000h, an interrupt is generated if the ETIM bit in the interrupt enable register IEN1 is set.







### Registers

Table 58. CANGCON Register

CANGCON (S:ABh) CAN General Control Register

7	6	5	4	3	2	1	0			
ABRQ	OVRQ	ттс	SYNCTTC	AUTOBAUD	TEST	ENA	GRES			
Bit Number	Bit Mnemonic	Descriptio	on							
7	ABRQ	Abort Red Not an aut and DLC r communic be termina	Abort Request Not an auto-resetable bit. A reset of the ENCH bit (message object control and DLC register) is done for each message object. The pending transmission communications are immediately aborted but the on-going communication will be terminated normally, setting the appropriate status flags, TXOK or RXOK.							
6	OVRQ	Overload Auto-reset Set to sen Cleared by frame.	<b>Dverload frame request (initiator)</b> Auto-resetable bit. Set to send an overload frame after the next received message. Cleared by the hardware at the beginning of transmission of the overload rame.							
5	TTC	Network i set to sele clear to dis	Network in Timer Trigger Communication set to select node in TTC. clear to disable TTC features.							
4	SYNCTTC	<b>Synchron</b> When this Frame. When this This bit is	Synchronization of TTC When this bit is set the TTC timer is caught on the last bit of the End Of Frame. When this bit is clear the TTC timer is caught on the Start Of Frame. This bit is only used in the TTC mode.							
3	AUTOBAUD	AUTOBAI set to activ Clear to di	JD ve listening me sable listening	ode. g mode						
2	TEST	Test mode use.	. The test mo	de is intended f	or factory te	sting and not	for customer			
1	ENA/STB	Enable/Standby CAN Controller When this bit is set, it enables the CAN controller and its input clock. When this bit is clear, the on-going communication is terminated normally and the CAN controller state of the machine is frozen (the ENCH bit of each message object does not change). In the standby mode, the transmitter constantly provides a recessive level; the receiver is not activated and the input clock is stopped in the CAN controller. During the disable mode, the registers and the mailbox remain accessible. Note that two clock periods are needed to start the CAN controller state of the machine.								
0	GRES	General F Auto-reset order to re	leset (softwa able bit. This set the contro	re reset) reset command oller. After a rese	I is 'ORed' we	vith the hardword	are reset in ed.			

Reset Value = 0000 0000b



### Table 60. CANGIT Register

CANGIT (S:9Bh) CAN General Interrupt

7	6	5	4	3	2	1	0				
CANIT	-	OVRTIM	OVRBUF	SERG	CERG	FERG	AERG				
Bit Number	Bit Mnemonic	Descripti	on								
7	CANIT	General I This statue interrupt c It can be u	Achieve and the second								
6	-	Reserved The value	s read from th	is bit is indete	rminate. Do n	ot set this bit.					
5	OVRTIM	Overrun ( This statu: If the bit E Clear this	CAN Timer s bit is set who TIM in the IE1 bit in order to	en the CAN tir I register is se reset the inte	mer switches ( et, an interrupt rrupt.	0xFFFF to 0x( is generated.					
4	OVRBUF	Overrun I 0 - no inte 1 - IT turn This bit is Bit resetat see Figure	Overrun BUFFER 0 - no interrupt. 1 - IT turned on This bit is set when the buffer is full. Bit resetable by user. see Figure 46.								
3	SERG	Stuff Erro Detection This flag o	or General of more than an generate a	five consecuti an interrupt. re	ve bits with th esetable by us	e same polari er.	ty.				
2	CERG	CRC Erro The receiv from the s If this cher set. This flag c	<b>CRC Error General</b> The receiver performs a CRC check on each destuffed received message from the start of frame up to the data field. If this checking does not match with the destuffed CRC field, a CRC error is set. This flag can generate an interrupt, resetable by user.								
1	FERG	Form Erro The form of following b CRC delin acknowled end_of_fra This flag of	Form Error General The form error results from one or more violations of the fixed form in the following bit fields: CRC delimiter acknowledgment delimiter end_of_frame This flag can generate an interrupt. resetable by user.								
0	AERG	Acknowle No detecti This flag c	edgment Erro ion of the dom an generate a	or General linant bit in the an interrupt. re	e acknowledge esetable by us	e slot. er.					

Note: 1. This field is Read Only.

Reset Value = 0x00 0000b

#### Table 89. CANIDM2 Register for V2.0 part B

CANIDM2 for V2.0 part B (S:C5h) CAN Identifier Mask Registers 2

7	6	5	4	3	2	1	0
IDMSK 20	IDMSK 19	IDMSK 18	IDMSK 17	IDMSK 16	IDMSK 15	IDMSK 14	IDMSK 13
Bit Number	Bit Mnemoni	c Descripti	on				
7-0	IDMSK20:13	3 <b>IDentifier</b> 0 - compa 1 - bit com See Figur	Mask Value rison true forc aparison enab e 50.	ed. led.			

Note: The ID Mask is only used for reception.

No default value after reset.

#### Table 90. CANIDM3 Register for V2.0 part B

CANIDM3 for V2.0 part B (S:C6h) CAN Identifier Mask Registers 3

7	6	5	4	3	2	1	0
IDMSK 12	IDMSK 11	IDMSK 10	IDMSK 9	IDMSK 8	IDMSK 7	IDMSK 6	IDMSK 5
Bit Number	Bit Mnemoni	c Descriptio	on				
7-0	IDMSK12:5	<b>IDentifier</b> 0 - compa 1 - bit com See Figure	Mask Value rison true forc aparison enable 50.	ed. led.			

Note: The ID Mask is only used for reception.

No default value after reset.



Table 99. CANTTCL Register

CANTTCL (S:A4h Read Only) CAN TTC Timer Low

7	6	5	4	3	2	1	0
TIMTTC 7	TIMTTC 6	TIMTTC 5	TIMTTC 4	TIMTTC 3	TIMTTC 2	TIMTTC 1	TIMTTC 0
Bit Number	Bit Mnemoni	c Descripti	on				
7-0	TIMTTC7:0	Low byte See Figur	of TTC Time e 51.	r			

Reset Value = 0000 0000b





Each module in the PCA has a special function register associated with it (CCAPM0 for module 0 ...). The CCAPM0:4 registers contain the bits that control the mode that each module will operate in.

- The ECCF bit enables the CCF flag in the CCON register to generate an interrupt when a match or compare occurs in the associated module.
- The PWM bit enables the pulse width modulation mode.
- The TOG bit when set causes the CEX output associated with the module to toggle when there is a match between the PCA counter and the module's capture/compare register.
- The match bit MAT when set will cause the CCFn bit in the CCON register to be set when there is a match between the PCA counter and the module's capture/compare register.
- The two bits CAPN and CAPP in CCAPMn register determine the edge that a capture input will be active on. The CAPN bit enables the negative edge, and the CAPP bit enables the positive edge. If both bits are set both edges will be enabled.
- The bit ECOM in CCAPM register when set enables the comparator function.

### **PCA Interrupt**

Figure 54. PCA Interrupt System



### **PCA Capture Mode**

To use one of the PCA modules in capture mode either one or both of the CCAPM bits CAPN and CAPP for that module must be set. The external CEX input for the module (on port 1) is sampled for a transition. When a valid transition occurs the PCA hardware loads the value of the PCA counter registers (CH and CL) into the module's capture registers (CCAPnL and CCAPnH). If the CCFn bit for the module in the CCON SFR and the ECCFn bit in the CCAPMn SFR are set then an interrupt will be generated.

Figure 55. PCA Capture Mode



### 16-bit Software Timer Mode

The PCA modules can be used as software timers by setting both the ECOM and MAT bits in the modules CCAPMn register. The PCA timer will be compared to the module's capture registers and when a match occurs an interrupt will occur if the CCFn (CCON SFR) and the ECCFn (CCAPMn SFR) bits for the module are both set.

Figure 56. PCA 16-bit Software Timer and High Speed Output Mode





// clear the field SCH[2:0]
ADCON and = F8h
// Select the channel
ADCON | = channel
// Start conversion in precision mode
ADCON | = 48h

Note: to enable the ADC interrupt: EA = 1



### Table 116. IEN1 Register

IEN1 (S:E8h) Interrupt Enable Register

7	6	5	4	3	2	1	0		
-	-	-	-	-	ETIM	EADC	ECAN		
Bit Number	Bit Mnemonic	Description							
7	-	<b>Reserved</b> The value rea	ad from this b	it is indetermir	nate. Do not se	et this bit.			
6	-	<b>Reserved</b> The value rea	ad from this b	it is indetermir	nate. Do not s	et this bit.			
5	-	<b>Reserved</b> The value rea	Reserved The value read from this bit is indeterminate. Do not set this bit.						
4	-	<b>Reserved</b> The value rea	Reserved The value read from this bit is indeterminate. Do not set this bit.						
3	-	<b>Reserved</b> The value rea	Reserved The value read from this bit is indeterminate. Do not set this bit.						
2	ETIM	Timer Overr Clear to disa Set to enable	TImer Overrun Interrupt Enable bit Clear to disable the timer overrun interrupt. Set to enable the timer overrun interrupt.						
1	EADC	ADC Interru Clear to disa Set to enable	pt Enable bit ble the ADC i e the ADC inte	nterrupt. errupt.					
0	ECAN	CAN Interru Clear to disa Set to enable	pt Enable bit ble the CAN i e the CAN inte	nterrupt. errupt.					

Reset Value = xxxx x000b bit addressable





### Table 119. IPH0 Register

IPH0 (B7h) Interrupt High Priority Register

7	6	5	4	3	2	1	0
-	PPCH	PT2H	PSH	PT1H	PX1H	PT0H	PX0H
Bit Number	Bit Mnemonic	Description					
7	-	<b>Reserved</b> The value rea	ad from this b	it is indetermi	nate. Do not s	et this bit.	
6	РРСН	PCA Interrup           PPCH         PPC           0         0           1         0           1         1	ot Priority Le Priority leve Lowest Highest prio	<b>vel Most Sig</b> brity	nificant bit		
5	PT2H	Timer 2 Over           PT2H         PT2           0         0           1         0           1         1	r <b>flow Interru</b> j <u>Priority Lev</u> Lowest Highest	pt High Prior <u>el</u>	ity bit		
4	PSH	Serial Port H           PSH         PS           0         0           0         1           1         0           1         1	l <b>igh Priority</b> I <u>Priority Lev</u> Lowest Highest	bit <u>el</u>			
3	PT1H	Timer 1 Over           PT1H         PT1           0         0           0         1           1         0           1         1	r <b>flow Interru</b> j <u>Priority Lev</u> Lowest Highest	pt High Prior <u>el</u>	ity bit		
2	PX1H	External Internation           PX1H         PX1           0         0           0         1           1         0           1         1	errupt 1 High Priority Lev Lowest Highest	Priority bit <u>el</u>			
1	РТОН	Timer 0 Over           PTOH         PTO           0         0           1         0           1         1	r <b>flow Interru</b> j <u>Priority Lev</u> Lowest Highest	pt High Prior <u>el</u>	ity bit		
0	РХОН	External Inte           PX0H         PX0           0         0           0         1           1         0           1         1	Frrupt 0 high Priority Lev Lowest Highest	priority bit <u>el</u>			

Reset Value = X000 0000b

142 A/T89C51CC01



Figure 65.  $I_{CC}$  Test Condition, Idle Mode



All other pins are disconnected.





All other pins are disconnected.





## DC Parameters for A/D Converter

Table 122. DC Parameters for AD Converter in Precision Conversi	on
---	----

Symbol	Parameter	Min	Typ <sup>(1)</sup>	Мах	Unit	Test Conditions
AVin	Analog input voltage	Vss- 0.2		Vref + 0.2	V	
Rref <sup>(2)</sup>	Resistance between Vref and Vss	12	16	24	kΩ	
Varef	Reference voltage	2.40		3.00	V	
Cai	Analog input Capacitance		60		pF	During sampling
Rai	Analog input Resistor			400	Ω	During sampling
INL	Integral non linearity		1	2	lsb	
DNL	Differential non linearity		0.5	1	lsb	
OE	Offset error	-2		2	lsb	

Notes: 1. Typicals are based on a limited number of samples and are not guaranteed.

2. With ADC enabled.

### **AC Parameters**

Explanation of the AC Symbols

Each timing symbol has 5 characters. The first character is always a "T" (stands for time). The other characters, depending on their positions, stand for the name of a signal or the logical status of that signal. The following is a list of all the characters and what they stand for.

Example:  $T_{AVLL}$  = Time for Address Valid to ALE Low.  $T_{LLPL}$  = Time for ALE Low to PSEN Low.

TA = -40°C to +85°C;  $V_{SS}$  = 0V;  $V_{CC}$  = 5V ±10%; F = 0 to 40 MHz.

TA = -40°C to +85°C; V<sub>SS</sub> = 0V; V<sub>CC</sub> = 5V  $\pm$  10%.

(Load Capacitance for port 0, ALE and PSEN = 60 pF; Load Capacitance for all other outputs = 60 pF.)

Table 123, Table 126 and Table 129 give the description of each AC symbols.

Table 124, Table 128 and Table 130 give for each range the AC parameter.

Table 125, Table 128 and Table 131 give the frequency derating formula of the AC parameter for each speed range description. To calculate each AC symbols: Take the x value and use this value in the formula.

Example: T<sub>LLIV</sub> and 20 MHz, Standard clock.

x = 30 nsT = 50 ns T<sub>CCIV</sub> = 4T - x = 170 ns



## Table of Contents

CAN Controller Description	79
CAN Controller Mailbox and Registers Organization	80
CAN Controller Management	82
IT CAN Management	84
Bit Timing and Baud Rate	86
Fault Confinement	88
Acceptance Filter	89
Data and Remote Frame	90
Time Trigger Communication (TTC) and Message Stamping	91
CAN Autobaud and Listening Mode	92
Routines Examples	92
CAN SFR's	95
Registers	96
Programmable Counter Array (PCA)1	18
PCA Timer	18
PCA Modules 1	19
PCA Interrupt 1	20
PCA Capture Mode 1	20
16-bit Software Timer Mode 1	21
High Speed Output Mode1	22
Pulse Width Modulator Mode 1	22
PCA Watchdog Timer 1	23
PCA Registers 1	24
Analog-to-Digital Converter (ADC)1	29
Features	29
ADC Port 1 I/O Functions	29
VAREF	29
ADC Converter Operation 1	31
Voltage Conversion 1	31
Clock Selection	31
ADC Standby Mode 1	32
IT ADC Management 1	32
Routines examples 1	32
Registers	34
Intervent Overtern	00
Interrupt System	30
Introduction	36
Registers 1	38
Electrical Characteristics14	44

