



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	80C51
Core Size	8-Bit
Speed	40MHz
Connectivity	CANbus, UART/USART
Peripherals	POR, PWM, WDT
Number of I/O	32
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	1.25K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	44-PLCC (16.6x16.6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/t89c51cc01ua-slsim

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### **External Space**

### **Memory Interface**

The external memory interface comprises the external bus (port 0 and port 2) as well as the bus control signals ( $\overline{RD}$ ,  $\overline{WR}$ , and ALE).

Figure 13 shows the structure of the external address bus. P0 carries address A7:0 while P2 carries address A15:8. Data D7:0 is multiplexed with A7:0 on P0. Table 17 describes the external memory interface signals.





Table 17.	External Data Memory	y Interface Signals
		,

Signal Name	Туре	Description	Alternative Function
A15:8	0	Address Lines Upper address lines for the external bus.	P2.7:0
AD7:0	I/O	Address/Data Lines Multiplexed lower address lines and data for the external memory.	P0.7:0
ALE	0	Address Latch Enable ALE signals indicates that valid address information are available on lines AD7:0.	-
RD	0	<b>Read</b> Read signal output to external data memory.	P3.7
WR	0	Write Write signal output to external memory.	P3.6

### **External Bus Cycles**

This section describes the bus cycles the T89C51CC01 executes to read (see Figure 14), and write data (see Figure 15) in the external data memory.

External memory cycle takes 6 CPU clock periods. This is equivalent to 12 oscillator clock period in standard mode or 6 oscillator clock periods in X2 mode. For further information on X2 mode.

Slow peripherals can be accessed by stretching the read and write cycles. This is done using the M0 bit in AUXR register. Setting this bit changes the width of the RD and WR signals from 3 to 15 CPU clock periods.

For simplicity, the accompanying figures depict the bus cycle waveforms in idealized form and do not provide precise timing information. For bus cycle timing parameters refer to the Section "AC Characteristics".



# A/T89C51CC01

```
Examples
                       ;* NAME: api_rd_eeprom_byte
                       ;* DPTR contain address to read.
                       ;* Acc contain the reading value
                       ;* NOTE: before execute this function, be sure the EEPROM is not BUSY
                       api_rd_eeprom_byte:
                       ; Save and clear EA
                       MOV EECON, #02h; map EEPROM in XRAM space
                       MOVX A, @DPTR
                       MOV EECON, #00h; unmap EEPROM
                       ; Restore EA
                       ret
                       ;* NAME: api_ld_eeprom_cl
                       ;* DPTR contain address to load
                       ;* Acc contain value to load
                       ;* NOTE: in this example we load only 1 byte, but it is possible upto
                       ;* 128 Bytes.
                       ;* before execute this function, be sure the EEPROM is not BUSY
                       *****
                       api_ld_eeprom_cl:
                       ; Save and clear EA
                       MOV EECON, #02h ; map EEPROM in XRAM space
                       MOVX @DPTR, A
                       MOVEECON, #00h; unmap EEPROM
                       ; Restore EA
                       ret
                       ;* NAME: api_wr_eeprom
                       ;* NOTE: before execute this function, be sure the EEPROM is not BUSY
                       api_wr_eeprom:
                       ; Save and clear EA
                       MOV EECON, #050h
                       MOV EECON, #0A0h
                       ; Restore EA
                       ret
```





Figure 22. Flash and Extra Row Programming Procedure



Hardware Security Byte

The following procedure is used to program the Hardware Security Byte space and is summarized in Figure 23:

- Set FPS and map Hardware byte (FCON = 0x0C)
- Save and disable the interrupts.
- Load DPTR at address 0000h.
- Load Accumulator register with the data to load.
- Execute the MOVX @DPTR, A instruction.
- Launch the programming by writing the data sequence 54h followed by A4h in FCON register. This step of the procedure must be executed from FM1. The end of the programming indicated by the FBUSY flag cleared. The end of the programming indicated by the FBusy flag cleared.
- Restore the interrupts.

# A/T89C51CC01





### **Reading the Flash Spaces**

User 1	The following procedure is used to read the User space:					
	Read one byte in Accumulator by executing MOVC A,@A+DPTR where A+DPTR is the address of the code byte to read.					
Ν	lote: FCON is supposed to be reset when not needed.					
Extra Row 1 F	The following procedure is used to read the Extra Row space and is summarized in Figure 24:					
•	Map the Extra Row space by writing 02h in FCON register.					
	Read one byte in Accumulator by executing MOVC A,@A+DPTR with A = 0 and DPTR = FF80h to FFFFh.					
•	Clear FCON to unmap the Extra Row.					
Hardware Security Byte	The following procedure is used to read the Hardware Security space and is summarized in Figure 24:					
•	Map the Hardware Security space by writing 04h in FCON register.					
	Read the byte in Accumulator by executing MOVC A,@A+DPTR with A = 0 and DPTR = 0000h.					
•	Clear FCON to unmap the Hardware Security Byte.					





Figure 24. Reading Procedure



Note: 1. aa = 10 for the Hardware Security Byte.

### Flash Protection from Parallel Programming

The three lock bits in Hardware Security Byte (see "In-System-Programming" section) are programmed according to Table 27 provide different level of protection for the onchip code and data located in FM0 and FM1.

The only way to write these bits are the parallel mode. They are set by default to level 4

Program Lock Bits				
Security Level	LB0	LB1	LB2	Protection Description
1	U	U	U	No program lock features enabled. MOVC instruction executed from external program memory returns non coded data.
2	Ρ	U	U	MOVC instructions executed from external program memory are barred to return code bytes from internal memory, $\overline{EA}$ is sampled and latched on reset, and further parallel programming of the Flash is disabled.
3	U	Р	U	Same as 2, also verify through parallel programming interface is disabled.
4	U	U	Р	Same as 3, also external execution is disabled if code roll over beyond 7FFFh

Table 27. Program Lock bit

Program Lock bits

U: unprogrammed

P: programmed

WARNING: Security level 2 and 3 should only be programmed after Flash and Core verification.

Preventing Flash Corruption See the "Power Management" section.



### **Boot Process**

Software Boot Process Example	Many algorithms can be used for the software boot process. Below are descriptions of the different flags and Bytes.					
	<ul> <li>Boot Loader Jump Bit (BLJB):</li> <li>This bit indicates if on RESET the user wants to jump to this application at address @0000h on FM0 or execute the boot loader at address @F800h on FM1.</li> <li>BLJB = 0 (i.e. bootloader FM1 executed after a reset) is the default Atmel factory programming.</li> <li>To read or modify this bit, the APIs are used.</li> </ul>					
	Boot Vector Address (SBV): - This byte contains the MSB of the user boot loader address in FM0. - The default value of SBV is FCh (no user boot loader in FM0). - To read or modify this byte, the APIs are used.					
	Extra Byte (EB) and Boot Status Byte (BSB): - These Bytes are reserved for customer use. - To read or modify these Bytes, the APIs are used.					
Hardware Boot Process	At the falling edge of RESET, the bit ENBOOT in AUXR1 register is initialized with the value of Boot Loader Jump Bit (BLJB).					
	Further at the falling edge of RESET if the following conditions (called Hardware condi- tion) are detected. The FCON register is initialized with the value 00h and the PC is initialized with F800h (FM1 lower byte = Bootloader entry point).					
	Hardware Conditions:					
	• PSEN low <sup>(1)</sup>					
	<ul> <li>EA high,</li> <li>ALE high (or not connected)</li> </ul>					
	The Hardware condition forces the bootloader to be executed, whatever BLJB value is. Then BLBJ will be checked.					
	If no hardware condition is detected, the FCON register is initialized with the value F0h. Then BLJB value will be checked.					
	Conditions are:					
	<ul> <li>If bit BLJB = 1:</li> <li>User application in FM0 will be started at @0000b (standard reset)</li> </ul>					
	<ul> <li>If bit BLJB = 0: Boot loader will be started at @F800h in FM1.</li> </ul>					
	<ol> <li>Note: 1. As PSEN is an output port in normal operating mode (running user applications or bootloader applications) after reset it is recommended to release PSEN after the falling edge of Reset is signaled. The hardware conditions are sampled at reset signal Falling Edge, thus they can be released at any time when reset input is low.</li> <li>2. To ensure correct microcontroller startup, the PSEN pin should not be tied to ground during power-on.</li> </ol>					

### Serial I/O Port

The T89C51CC01 I/O serial port is compatible with the I/O serial port in the 80C52. It provides both synchronous and asynchronous communication modes. It operates as a Universal Asynchronous Receiver and Transmitter (UART) in three full-duplex modes (Modes 1, 2 and 3). Asynchronous transmission and reception can occur simultaneously and at different baud rates

Serial I/O port includes the following enhancements:

- Framing error detection
- Automatic address recognition

### Figure 27. Serial I/O Port Block Diagram



# **Framing Error Detection** Framing bit error detection is provided for the three asynchronous modes. To enable the framing bit error detection feature, set SMOD0 bit in PCON register.

### Figure 28. Framing Error Block Diagram



When this feature is enabled, the receiver checks each incoming data frame for a valid stop bit. An invalid stop bit may result from noise on the serial lines or from simultaneous transmission by two CPUs. If a valid stop bit is not found, the Framing Error bit (FE) in SCON register bit is set.

The software may examine the FE bit after each reception to check for data errors. Once set, only software or a reset clears the FE bit. Subsequently received frames with valid stop bits cannot clear the FE bit. When the FE feature is enabled, RI rises on the stop bit instead of the last data bit (See Figure 29. and Figure 30.).





For slaves A and B, bit 2 is a don't care bit; for slave C, bit 2 is set. To communicate with all of the slaves, the master must send an address FFh. To communicate with slaves A and B, but not slave C, the master can send and address FBh.

### Registers

Table 35. SCON Register

SCON (S:98h) Serial Control Register

7	6	5	4	3	2	1	0
FE/SM0	SM1	SM2	REN	TB8	RB8	TI	RI
Bit Number	Bit Mnemonic	Description					
7	FE	Framing Err Clear to rese Set by hardw	<b>For bit (SMOD</b> et the error sta vare when an	0 <b>=1</b> ) te, not cleared invalid stop bi	d by a valid sto t is detected.	op bit.	
	SM0	Serial port N Refer to SM	<b>Mode bit 0 (S</b> 1 for serial po	MOD0=0) rt mode select	ion.		
6	SM1	$\begin{array}{c c c c c c c c c c c c c c c c c c c $					
5	SM2	Serial port I Clear to disa Set to enable	Mode 2 bit/Mu ble multiprocess e multiprocess	ultiprocessor essor commur sor communica	<b>Communica</b> lication feature	<b>tion Enable b</b> e. n mode 2 and	i <b>t</b> 3.
4	REN	Reception E Clear to disa Set to enable	Enable bit ble serial rece e serial recept	eption. ion.			
3	TB8	Transmitter Clear to tran Set to transm	<b>Bit 8/Ninth b</b> smit a logic 0 nit a logic 1 in	<b>it to transmit</b> in the 9th bit. the 9th bit.	in modes 2 a	and 3	
2	RB8	Receiver Bit Cleared by h Set by hardw	Receiver Bit 8/Ninth bit received in modes 2 and 3 Cleared by hardware if 9th bit received is a logic 0. Set by hardware if 9th bit received is a logic 1.				
1	ті	Transmit Int Clear to ack Set by hardw stop bit in the	Transmit Interrupt flagClear to acknowledge interrupt.Set by hardware at the end of the 8th bit time in mode 0 or at the beginning of the stop bit in the other				jinning of the
0	RI	Receive Inter Clear to ack Set by hardw Figure 30. in	Receive Interrupt flag Clear to acknowledge interrupt. Set by hardware at the end of the 8th bit time in mode 0, see Figure 29. and Figure 30. in the other modes.				

Reset Value = 0000 0000b Bit addressable

# A/T89C51CC01

### Table 45. TL1 Register

TL1 (S:8Bh) Timer 1 Low Byte Register

7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-
Bit Number	Bit Mnemonic	Description					
7:0		Low Byte of	Timer 1.				

Reset Value = 0000 0000b





Table 55. WDTRST Register

WDTRST (S:A6h Write only) Watchdog Timer Enable Register

7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-
Bit Number	Bit Mnemonic	Description					

Reset Value = 1111 1111b

Note: The WDRST register is used to reset/enable the WDT by writing 1EH then E1H in sequence without instruction between these two sequences.

# A/T89C51CC01





message object Window SFRs





### Working on Message Objects

ts The Page message object register (CANPAGE) is used to select one of the 15 message objects. Then, message object Control (CANCONCH) and message object Status (CANSTCH) are available for this selected message object number in the corresponding SFRs. A single register (CANMSG) is used for the message. The mailbox pointer is managed by the Page message object register with an auto-incrementation at the end of each access. The range of this counter is 8.

Note that the maibox is a pure RAM, dedicated to one message object, without overlap. In most cases, it is not necessary to transfer the received message into the standard memory. The message to be transmitted can be built directly in the maibox. Most calculations or tests can be executed in the mailbox area which provide quicker access.

# CAN ControllerIn order to enable the CAN Controller correctly the following registers have to be<br/>initialized:Managementinitialized:

- General Control (CANGCON),
- Bit Timing (CANBT 1, 2 and 3),
- And for each page of 15 message objects
  - message object Control (CANCONCH),
  - message object Status (CANSTCH).

During operation, the CAN Enable message object registers 1 and 2 (CANEN 1 and 2) gives a fast overview of the message objects availability.

The CAN messages can be handled by interrupt or polling modes.

A message object can be configured as follows:

- Transmit message object,
- Receive message object,
- Receive buffer message object.
- Disable

This configuration is made in the CONCH field of the CANCONCH register (see Table 56).

When a message object is configured, the corresponding ENCH bit of CANEN 1 and 2 register is set.

Table 56. Configuration for CONCH1:2

CONCH 1	CONCH 2	Type of Message Object
0	0	disable
0	1	Transmitter
1	0	Receiver
1	1	Receiver buffer

When a Transmitter or Receiver action of a message object is completed, the corresponding ENCH bit of the CANEN 1 and 2 register is cleared. In order to re-enable the message object, it is necessary to re-write the configuration in CANCONCH register.

Non-consecutive message objects can be used for all three types of message objects (Transmitter, Receiver and Receiver buffer),



#### Table 76. CANIDT1 Register for V2.0 part A

CANIDT1 for V2.0 part A (S:BCh) CAN Identifier Tag Registers 1

7	6	5	4	3	2	1	0
IDT 10	IDT 9	IDT 8	IDT 7	IDT 6	IDT 5	IDT 4	IDT 3
Bit Number	Bit Mnemonic	Descripti	on				
7-0	IDT10:3	IDentifier See Figur	<b>tag value</b> e 50.				

No default value after reset.

#### Table 77. CANIDT2 Register for V2.0 part A

CANIDT2 for V2.0 part A (S:BDh) CAN Identifier Tag Registers 2

7	6	5	4	3	2	1	0	
IDT 2	IDT 1	IDT 0	-	-	-	-	-	

Bit Number	Bit Mnemonic	Description
7-5	IDT2:0	<b>IDentifier tag value</b> See Figure 50.
4-0	-	Reserved The values read from these bits are indeterminate. Do not set these bits.

No default value after reset.

Table 78. CANIDT3 Register for V2.0 part A

CANIDT3 for V2.0 part A (S:BEh) CAN Identifier Tag Registers 3

7	6	5	4	3	2	1	0		
-	-	-	-	-	-	-	-		
Bit Number	Bit Mnemonic	Description	Description						
7-0	-	Reserved The value	Reserved The values read from these bits are indeterminate. Do not set these bits.						

No default value after reset.

### Table 85. CANIDM2 Register for V2.0 part A

CANIDM2 for V2.0 part A (S:C5h) CAN Identifier Mask Registers 2

7	6	5	4	3	2	1	0	
IDMSK 2	IDMSK 1	IDMSK 0	-	-	-	-	-	
Bit Number	Bit Mnemonic	Descriptio	on					
7-5	IDTMSK2:0	<b>IDentifier</b> 0 - compa 1 - bit com See Figur	IDentifier Mask Value 0 - comparison true forced. 1 - bit comparison enabled. See Figure 50.					
4-0	-	Reserved The value	s read from th	ese bits are ir	ndeterminate.	Do not set the	ese bits.	

No default value after reset.

### Table 86. CANIDM3 Register for V2.0 part A

CANIDM3 for V2.0 part A (S:C6h) CAN Identifier Mask Registers 3

7	6	5	4	3	2	1	0			
-	-	-	-	-	-	-	-			
Bit Number	Bit Mnemonio	Descripti	Description							
7-0	-	Reserved The value	s read from th	iese bits are ir	ndeterminate.					

No default value after reset.



Table 104. CCAPMn Registers

CCAPM0 (S:DAh) CCAPM1 (S:DBh) CCAPM2 (S:DCh) CCAPM3 (S:DDh) CCAPM4 (S:DEh) PCA Compare/Capture Module n Mode registers (n=0..4)

7	6	5	4	3	2	1	0		
-	ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMn	ECCFn		
Bit Number	Bit Mnemonic	Description							
7	-	<b>Reserved</b> The Value re	ad from this b	it is indetermi	nate. Do not s	et this bit.			
6	ECOMn	Enable Com Clear to disa Set to enable The Compar output, the P	Enable Compare Mode Module x bit Clear to disable the Compare function. Set to enable the Compare function. The Compare function is used to implement the software Timer, the high-speed butput, the Pulse Width Modulator (PWM) and the Watchdog Timer (WDT).						
5	CAPPn	Capture Mo Clear to disa Set to enable	Capture Mode (Positive) Module x bit Clear to disable the Capture function triggered by a positive edge on CEXx pin. Set to enable the Capture function triggered by a positive edge on CEXx pin						
4	CAPNn	Capture Mo Clear to disa Set to enable	<b>Capture Mode (Negative) Module x bit</b> Clear to disable the Capture function triggered by a negative edge on CEXx pin. Set to enable the Capture function triggered by a negative edge on CEXx pin.						
3	MATn	Match Modu Set when a r CCFx bit in C	Match Module x bit Set when a match of the PCA Counter with the Compare/Capture register sets CCFx bit in CCON register, flagging an interrupt.						
2	TOGn	<b>Toggle Module x bit</b> The toggle mode is configured by setting ECOMx, MATx and TOGx bits. Set when a match of the PCA Counter with the Compare/Capture register toggles the CEXx pin.							
1	PWMn	Pulse Width Set to config waveform on	Pulse Width Modulation Module x Mode bit Set to configure the module x as an 8-bit Pulse Width Modulator with output waveform on CEXx pin.						
0	ECCFn	Enable CCF Clear to disa Set to enable	x Interrupt bible CCFx bit in (	i <b>t</b> n CCON regis CCON registe	ter to generat r to generate	te an interrupt an interrupt re	request. equest.		

Reset Value = X000 0000b





### **Interrupt System**

### Introduction

The CAN Controller has a total of 10 interrupt vectors: two external interrupts (INT0 and INT1), three timer interrupts (timers 0, 1 and 2), a serial port interrupt, a PCA, a CAN interrupt, a timer overrun interrupt and an ADC. These interrupts are shown below.

### Figure 63. Interrupt Control System



Each of the interrupt sources can be individually enabled or disabled by setting or clearing a bit in the Interrupt Enable register. This register also contains a global disable bit which must be cleared to disable all the interrupts at the same time.

Each interrupt source can also be individually programmed to one of four priority levels by setting or clearing a bit in the Interrupt Priority registers. The Table below shows the bit values and priority levels associated with each combination.

IPH.x	IPL.x	Interrupt Level Priority
0	0	0 (Lowest)
0	1	1
1	0	2
1	1	3 (Highest)

Table 113. Priority Level Bit Values

A low-priority interrupt can be interrupted by a high priority interrupt but not by another low-priority interrupt. A high-priority interrupt cannot be interrupted by any other interrupt source.

If two interrupt requests of different priority levels are received simultaneously, the request of the higher priority level is serviced. If interrupt requests of the same priority level are received simultaneously, an internal polling sequence determines which request is serviced. Thus within each priority level there is a second priority structure determined by the polling sequence, see Table 114.

Interrupt Name	Interrupt Address Vector	Interrupt Number	Polling Priority
external interrupt (INT0)	0003h	1	1
Timer 0 (TF0)	000Bh	2	2
external interrupt (INT1)	0013h	3	3
Timer 1 (TF1)	001Bh	4	4
PCA (CF or CCFn)	0033h	7	5
UART (RI or TI)	0023h	5	6
Timer 2 (TF2)	002Bh	6	7
CAN (Txok, Rxok, Err or OvrBuf)	003Bh	8	8
ADC (ADCI)	0043h	9	9
CAN Timer Overflow (OVRTIM)	004Bh	10	10

 Table 114.
 Interrupt Priority Within level



### DC Parameters for A/D Converter

Table 122. DC Parameters for AD Converter in Precision Conversi	on
---	----

Symbol	Parameter	Min	Typ <sup>(1)</sup>	Мах	Unit	Test Conditions
AVin	Analog input voltage	Vss- 0.2		Vref + 0.2	V	
Rref <sup>(2)</sup>	Resistance between Vref and Vss	12	16	24	kΩ	
Varef	Reference voltage	2.40		3.00	V	
Cai	Analog input Capacitance		60		pF	During sampling
Rai	Analog input Resistor			400	Ω	During sampling
INL	Integral non linearity		1	2	lsb	
DNL	Differential non linearity		0.5	1	lsb	
OE	Offset error	-2		2	lsb	

Notes: 1. Typicals are based on a limited number of samples and are not guaranteed.

2. With ADC enabled.

### **AC Parameters**

Explanation of the AC Symbols

Each timing symbol has 5 characters. The first character is always a "T" (stands for time). The other characters, depending on their positions, stand for the name of a signal or the logical status of that signal. The following is a list of all the characters and what they stand for.

Example:  $T_{AVLL}$  = Time for Address Valid to ALE Low.  $T_{LLPL}$  = Time for ALE Low to PSEN Low.

TA = -40°C to +85°C;  $V_{SS}$  = 0V;  $V_{CC}$  = 5V ±10%; F = 0 to 40 MHz.

TA = -40°C to +85°C; V<sub>SS</sub> = 0V; V<sub>CC</sub> = 5V  $\pm$  10%.

(Load Capacitance for port 0, ALE and PSEN = 60 pF; Load Capacitance for all other outputs = 60 pF.)

Table 123, Table 126 and Table 129 give the description of each AC symbols.

Table 124, Table 128 and Table 130 give for each range the AC parameter.

Table 125, Table 128 and Table 131 give the frequency derating formula of the AC parameter for each speed range description. To calculate each AC symbols: Take the x value and use this value in the formula.

Example: T<sub>LLIV</sub> and 20 MHz, Standard clock.

x = 30 nsT = 50 ns T<sub>CCIV</sub> = 4T - x = 170 ns



# AIMEL

## Datasheet Change Log for T89C51CC01

Changes from 4129F -11/02 to 4129G - 04/03

Changes from 4129G -04/03 to 4129H - 10/03

Changes from 4129H -10/03 to 4129I - 12/03

Changes from 4129I -12/03 to 4129J - 08/04

- 1. Changed the endurance of Flash to 100, 000 Write/Erase cycles.
- Added note on Flash retention formula for V<sub>IH1</sub>, in Section "DC Parameters for Standard Voltage", page 144.
- 1. Updated "Electrical Characteristics" on page 144.
- 2. Corrected Figure 46 on page 84.
- 1. Correction in Registers CPA and CPS0.
- 2. Added note regarding PSEN during power On see Section "Hardware Boot Process", page 48.
- 1. Figure clock-out mode modified see, Figure 37 on page 67.
- 2. Added explanation on the CAN protocol, see Section "CAN Controller", page 75.
- 3. Corrected error in Table 53 on page 72, (1.25ms to 1.25s) for Time-out Computation.
- 1. Minor corrections throughout the document.
- 2. Clarification to Mode Switching Waveforms diagram. See page 16.
- Changes from 4129K 01/05 to 4129L 08/05

Changes from 4129J -

08/04 to 4129K 01/05

Changes from 4129L 08/05 to 4129M 02/08

Changes from 4129M 02/08 to 4129N 03/08

- 1. Added green product ordering information.
- 1. Removed non-green packages from ordering information.
- 1. Removed CA-BGA package offering from ordering information.
- 2. Updated package drawings.

## **Table of Contents**

Features	. 1
Description	. 2
Block Diagram	. 2
Pin Configuration	. 3
I/O Configurations	. 4
Port 1, Port 3 and Port 4	. 4
Port 0 and Port 2	. 4
Read-Modify-Write Instructions	. 5
Quasi-Bidirectional Port Operation	. 6
SFR Mapping	. 8
Clock	14
Description	14
Register	17
Power Management	18
Beset Pin	18
At Power-up (Cold Reset)	18
Beset Recommendation to Prevent Flash Corruption	19
Idle Mode	19
Power-down Mode	20
Registers	22
Data Memory	23
Internal Space	24
External Space	25
Dual Data Pointer	27
Registers	28
EEPROM Data Memory	30
Write Data in the Column Latches	30
Programming	30
Read Data	30
Examples	31
Registers	32

