

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	LINbus, SIO, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	25
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 5.5V
Data Converters	A/D 9x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f212k4sdfp-x6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



R8C/2K Group, R8C/2L Group RENESAS MCU

REJ03B0219-0110 Rev.1.10 Dec 21, 2007

1. Overview

1.1 Features

The R8C/2K Group and R8C/2L Group of single-chip MCUs incorporates the R8C/Tiny Series CPU core, employing sophisticated instructions for a high level of efficiency. With 1 Mbyte of address space, and it is capable of executing instructions at high speed. In addition, the CPU core boasts a multiplier for high-speed operation processing.

Power consumption is low, and the supported operating modes allow additional power control. These MCUs also use an anti-noise configuration to reduce emissions of electromagnetic noise and are designed to withstand EMI. Integration of many peripheral functions, including multifunction timer and serial interface, reduces the number of system components.

Furthermore, the R8C/2L Group has on-chip data flash (1 KB \times 2 blocks).

The difference between the R8C/2K Group and R8C/2L Group is only the presence or absence of data flash. Their peripheral functions are the same.

1.1.1 Applications

Electronic household appliances, office equipment, audio equipment, consumer equipment, etc.



Page 1 of 45

Table 1.3 Specifications for R8C/2L Group (1)

Item	Function	Specification
CPU	Central processing	R8C/Tiny series core
	unit	Number of fundamental instructions: 89
		Minimum instruction execution time:
		50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V)
		100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V)
		200 ns (f(XIN) = 5 MHz, VCC = 2.2 to 5.5 V)
		Multiplier: 16 bits × 16 bits → 32 bits
		 Multiply-accumulate instruction: 16 bits x 16 bits + 32 bits → 32 bits
		Operation mode: Single-chip mode (address space: 1 Mbyte)
Memory	ROM, RAM	Refer to Table 1.6 Product List for R8C/2L Group.
Power Supply	Voltage detection	Power-on reset
Voltage	circuit	Voltage detection 3
Detection		
I/O Ports	Programmable I/O	Input-only: 3 pins
	ports	CMOS I/O ports: 25, selectable pull-up resistor
		High current drive ports: 8
Clock	Clock generation	2 circuits: XIN clock oscillation circuit (with on-chip feedback resistor),
	circuits	On-chip oscillator (high-speed, low-speed)
		(high-speed on-chip oscillator has a frequency adjustment function)
		Oscillation stop detection: XIN clock oscillation stop detection function
		• Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16
		• Low power consumption modes:
		Standard operating mode (high-speed clock, high-speed on-chip oscillator,
		low-speed on-chip oscillator), wait mode, stop mode
Interrupts		External: 4 sources, Internal: 15 sources, Software: 4 sources
into in apto		Priority levels: 7 levels
Watchdog Tim	er	15 bits × 1 (with prescaler), reset start selectable
Timer	Timer RA	8 bits × 1 (with 8-bit prescaler)
111101		Timer mode (period timer), pulse output mode (output level inverted every
		period), event counter mode, pulse width measurement mode, pulse period
		measurement mode
	Timer RB	8 bits x 1 (with 8-bit prescaler)
		Timer mode (period timer), programmable waveform generation mode (PWM
		output), programmable one-shot generation mode, programmable wait one-
		shot generation mode
	Timer RC	16 bits × 1 (with 4 capture/compare registers)
		Timer mode (input capture function, output compare function), PWM mode
		(output 3 pins), PWM2 mode (PWM output pin)
	Timer RD	16 bits × 2 (with 4 capture/compare registers)
		Timer mode (input capture function, output compare function), PWM mode
		(output 6 pins), reset synchronous PWM mode (output three-phase
		waveforms (6 pins), sawtooth wave modulation), complementary PWM mode
		(output three-phase waveforms (6 pins), triangular wave modulation), PWM3
		mode (PWM output 2 pins with fixed period)

1.2 Product List

Table 1.5 lists the Product List for R8C/2K Group, Figure 1.1 shows a Part Number, Memory Size, and Package of R8C/2K Group, Table 1.6 lists the Product List for R8C/2L Group, and Figure 1.2 shows a Part Number, Memory Size, and Package of R8C/2L Group.

Table 1.5 Product List for R8C/2K Group

Current of Dec. 2007

Part No.	ROM Capacity	RAM Capacity	Package Type	Remarks
R5F212K2SNFP	8 Kbytes	1 Kbyte	PLQP0032GB-A	N version
R5F212K4SNFP	16 Kbytes	1.5 Kbytes	PLQP0032GB-A	
R5F212K2SDFP	8 Kbytes	1 Kbyte	PLQP0032GB-A	D version
R5F212K4SDFP	16 Kbytes	1.5 Kbytes	PLQP0032GB-A	
R5F212K2SNXXXFP (D)	8 Kbytes	1 Kbyte	PLQP0032GB-A	N version
R5F212K4SNXXXFP (D)	16 Kbytes	1.5 Kbytes	PLQP0032GB-A	Factory programming product ⁽¹⁾
R5F212K2SDXXXFP (D)	8 Kbytes	1 Kbyte	PLQP0032GB-A	D version
R5F212K4SDXXXFP (D)	16 Kbytes	1.5 Kbytes	PLQP0032GB-A	Factory programming product ⁽¹⁾

(D): Under development

NOTE:

1. The user ROM is programmed before shipment.




Figure 1.1 Part Number, Memory Size, and Package of R8C/2K Group

1.3 Block Diagram

Figure 1.3 shows a Block Diagram.




Figure 1.3 Block Diagram

Table 1.7 Pin Name Information by Pin Number

Pin	Control Pin	Port	I/O Pin Functions for of Peripheral Modules				
Number	Control Pin	Polt	Interrupt	Timer	Serial Interface	A/D Converter	
1	VREF	P4_2					
2	MODE						
3	RESET						
4	XOUT	P4_7					
5	VSS/AVSS						
6	XIN	P4_6					
7	VCC/AVCC						
8		P3_3	ĪNT3	TRCCLK			
9		P2_7		TRDIOD1			
10		P2_6		TRDIOC1			
11		P2_5		TRDIOB1			
12		P2_4		TRDIOA1			
13		P2_3		TRDIOD0			
14		P2_1		TRDIOB0			
15		P2_2		TRDIOC0			
16		P2_0		TRDIOA0/TRDCLK			
17		P4_5	ĪNT0				
18		P1_7	INT1	TRAIO			
19		P1_6			CLK0		
20		P1_5	(INT1) ⁽¹⁾	(TRAIO) ⁽¹⁾	RXD0		
21		P1_4			TXD0		
22		P1_3	KI3	TRBO		AN11	
23		P1_2	KI2	TRCIOB		AN10	
24		P1_1	KI1	TRCIOA/TRCTRG		AN9	
25		P1_0	KI0			AN8	
26		P3_4		TRCIOC			
27		P3_5		TRCIOD			
28		P0_5				AN2	
29		P0_3			CLK2	AN4	
30		P0_2			RXD2	AN5	
31		P0_1			TXD2	AN6	
32		P0_0				AN7	

NOTE:

1. Can be assigned to the pin in parentheses by a program.

1.5 Pin Functions

Table 1.8 lists Pin Functions.

Table 1.8 Pin Functions

Item	Pin Name	I/O Type	Description
Power supply input	VCC, VSS	_	Apply 2.2 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.
Analog power supply input	AVCC, AVSS	-	Power supply for the A/D converter. Connect a capacitor between AVCC and AVSS.
Reset input	RESET	I	Input "L" on this pin resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
XIN clock input	XIN	I	These pins are provided for XIN clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between
XIN clock output	XOUT	0	the XIN and XOUT pins ⁽¹⁾ . To use an external clock, input it to the XIN pin and leave the XOUT pin open.
INT interrupt input	ĪNTO, ĪNT1, ĪNT3	I	INT interrupt input pins. INT0 is timer RB, timer RC and timer RD input pins.
Key input interrupt	KI0 to KI3	I	Key input interrupt input pins
Timer RA	TRAIO	I/O	Timer RA I/O pin
Timer RB	TRBO	0	Timer RB output pin
Timer RC	TRCCLK	I	External clock input pin
	TRCTRG	I	External trigger input pin
	TRCIOA, TRCIOB, TRCIOC, TRCIOD	I/O	Timer RC I/O pins
Timer RD	TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1	I/O	Timer RD I/O pins
	TRDCLK	I	External clock input pin
Serial interface	CLK0, CLK2	I/O	Transfer clock I/O pins
	RXD0, RXD2	I	Serial data input pins
	TXD0, TXD2	0	Serial data output pins
Reference voltage input	VREF	I	Reference voltage input pin to A/D converter
A/D converter	AN2, AN4 to AN11	I	Analog input pins to A/D converter
I/O port	P0_0 to P0_3, P0_5, P1_0 to P1_7, P2_0 to P2_7, P3_3 to P3_5, P4_5,	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually. Any port set to input can be set to use a pull-up resistor or not by a program. P2_0 to P2_7 also function as LED drive ports.
Input port	P4_2, P4_6, P4_7	I	Input-only ports

I: Input

O: Output

I/O: Input and output

NOTE:

1. Refer to the oscillator manufacturer for oscillation characteristics.

2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

2.4 **Interrupt Table Register (INTB)**

INTB is a 20-bit register that indicates the start address of an interrupt vector table.

2.5 **Program Counter (PC)**

PC is 20 bits wide and indicates the address of the next instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP, and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.



3. **Memory**

3.1 **R8C/2K Group**

Figure 3.1 is a Memory Map of R8C/2K Group. The R8C/2K Group has 1 Mbyte of address space from addresses

The internal ROM is allocated lower addresses, beginning with address 0FFFFh. For example, a 16-Kbyte internal ROM area is allocated addresses 0C000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal RAM is allocated higher addresses beginning with address 00400h. For example, a 1.5-Kbyte internal RAM area is allocated addresses 00400h to 009FFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.




Figure 3.1 Memory Map of R8C/2K Group

SFR Information (4)⁽¹⁾ Table 4.4

Address	Register	Symbol	After reset
00C0h	A/D Register	AD	XXh
00C1h	<u>] </u>		XXh
00C2h			
00C3h			
00C4h			
00C5h			
00C6h			
00C7h			
00C8h			
00C9h			
00CAh			
00CBh			
00CCh			
00CDh			
00CEh			
00CFh			
00D0h			
00D1h			
00D111	+		+
00D2H			+
00D3H	A/D Control Register 2	ADCON2	00h
00D4h	A/D CONTROL Negister 2	ADCONZ	0011
00D5fi	A/D Control Register 0	ADCON0	00h
00D6h	A/D Control Register 0 A/D Control Register 1	ADCON0 ADCON1	00h
00D7h	A/D Control Megister 1	ADCONT	0011
00D8h			
00DAh 00DBh			
00DCh			
00DDh			
00DEh			
00DFh			
00E0h	Port P0 Register	P0	XXh
00E1h	Port P1 Register	P1	XXh
00E2h	Port P0 Direction Register	PD0	00h
00E3h	Port P1 Direction Register	PD1	00h
00E4h	Port P2 Register	P2	XXh
00E5h	Port P3 Register	P3	XXh
00E6h	Port P2 Direction Register	PD2	00h
00E7h	Port P3 Direction Register	PD3	00h
00E8h	Port P4 Register	P4	XXh
00E9h			
00EAh	Port P4 Direction Register	PD4	00h
00EBh	, i		
00ECh			
00EDh			
00EEh			
00EFh			
00F0h			
00F1h			
00F2h			
00F3h			
00F4h	Port P2 Drive Capacity Control Register	P2DRR	00h
00F4H	Pin Select Register 1	PINSR1	XXh
00F6h	Pin Select Register 2	PINSR2	XXh
00F6fi	Pin Select Register 3	PINSR2 PINSR3	XXh
	Port Mode Register		
00F8h		PMR	00h
00F9h	External Input Enable Register	INTEN	00h
00FAh	INT Input Filter Select Register	INTF	00h
00FBh	Key Input Enable Register	KIEN	00h
00FCh	Pull-Up Control Register 0	PUR0	00h
00FDh	Pull-Up Control Register 1	PUR1	XX000000b
00FEh 00FFh			

X: Undefined
NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

5. Electrical Characteristics

The electrical characteristics of N version (Topr = -20° C to 85° C) and D version (Topr = -40° C to 85° C) are listed below.

Please contact Renesas Technology sales offices for the electrical characteristics in the Y version (Topr = -20° C to 105° C).

Table 5.1 Absolute Maximum Ratings

Symbol	Parameter	Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage		-0.3 to 6.5	V
Vı	Input voltage		-0.3 to Vcc + 0.3	V
Vo	Output voltage		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	Topr = 25°C	500	mW
Topr	Operating ambient temperature		-20 to 85 (N version) / -40 to 85 (D version)	°C
Tstg	Storage temperature		-65 to 150	°C

Recommended Operating Conditions Table 5.2


Symbol	Parameter		Conditions		Unit		
Symbol	'	rafametei	Conditions	Min.	Тур.	Max.	Oill
Vcc	Supply voltage			2.2	-	5.5	V
AVcc	Supply voltage			2.7	-	5.5	
Vss/AVss	Supply voltage			-	0	-	V
VIH	Input "H" voltage			0.8 Vcc	_	Vcc	V
VIL	Input "L" voltage			0	_	0.2 Vcc	V
IOH(sum)	Peak sum output "H" current	Sum of all pins IOH(peak)		=	=	-160	mA
IOH(sum)	Average sum output "H" current	Sum of all pins IOH(avg)		-	_	-80	mA
IOH(peak)	Peak output "H"	Except P2_0 to P2_7		_	_	-10	mA
	current	P2_0 to P2_7		-	-	-40	mA
IOH(avg)	Average output	Except P2_0 to P2_7		-	-	-5	mA
	"H" current	P2_0 to P2_7		_	=	-20	mA
IOL(sum)	Peak sum output "L" currents	Sum of all pins IOL(peak)		-	-	160	mA
IOL(sum)	Average sum output "L" currents	Sum of all pins IOL(avg)		-	-	80	mA
IOL(peak)	Peak output "L"	Except P2_0 to P2_7		-	-	10	mA
	currents	P2_0 to P2_7		-	=	40	mA
IOL(avg)	Average output	Except P2_0 to P2_7		-	=	5	mA
	"L" current	P2_0 to P2_7		-	=	20	mA
f(XIN)	XIN clock input osc	cillation frequency	3.0 V ≤ Vcc ≤ 5.5 V	0	_	20	MHz
	·		2.7 V ≤ Vcc < 3.0 V	0	-	10	MHz
			2.2 V ≤ Vcc < 2.7 V	0	=	5	MHz
_	System clock	OCD2 = 0	3.0 V ≤ Vcc ≤ 5.5 V	0	=	20	MHz
		XIN clock selected	2.7 V ≤ Vcc < 3.0 V	0	=	10	MHz
			2.2 V ≤ Vcc < 2.7 V	0	=	5	MHz
		OCD2 = 1 On-chip oscillator clock selected	FRA01 = 0 Low-speed on-chip oscillator clock selected	-	125	=	kHz
		SSIGGE	FRA01 = 1 High-speed on-chip oscillator clock selected 3.0 V ≤ Vcc ≤ 5.5 V	_	-	20	MHz
			FRA01 = 1 High-speed on-chip oscillator clock selected 2.7 V ≤ Vcc ≤ 5.5 V	_	-	10	MHz
			FRA01 = 1 High-speed on-chip oscillator clock selected 2.2 V ≤ Vcc ≤ 5.5 V	_	=	5	MHz

Vcc = 2.2 to 5.5 V at T_{opr} = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
 The average output current indicates the average value of current measured during 100 ms.

verter Characteristics
١

Symbol		Parameter	Conditions	Standard			Unit
Symbol	Falameter		Conditions	Min.	Тур.	Max.	Offic
=	Resolution		Vref = AVCC	-	-	10	Bits
	Absolute	10-bit mode	φAD = 10 MHz, Vref = AVCC = 5.0 V	=	-	±3	LSB
	accuracy	8-bit mode	φAD = 10 MHz, Vref = AVCC = 5.0 V	_	_	±2	LSB
		10-bit mode	φAD = 10 MHz, Vref = AVCC = 3.3 V	_	_	±5	LSB
		8-bit mode	φAD = 10 MHz, Vref = AVCC = 3.3 V	_	_	±2	LSB
Rladder	Resistor ladder		Vref = AVCC	10	_	40	kΩ
tconv	Conversion time	10-bit mode	φAD = 10 MHz, Vref = AVCC = 5.0 V	3.3	_	_	μS
		8-bit mode	φAD = 10 MHz, Vref = AVCC = 5.0 V	2.8	_	_	μS
Vref	Reference voltag	e		2.2	_	AVcc	V
VIA	Analog input voltage ⁽²⁾			0	-	AVcc	V
_	A/D operating	Without sample and hold	Vref = AVCC = 2.7 to 5.5 V	0.25	_	10	MHz
	clock frequency	With sample and hold	Vref = AVCC = 2.7 to 5.5 V	1	-	10	MHz

- AVcc = 2.7 to 5.5 V at T_{opr} = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
 When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.



Ports P0 to P4 Timing Measurement Circuit Figure 5.1

Table 5.4 Flash Memory (Program ROM) Electrical Characteristics

Cymbal	Parameter	Conditions		Unit			
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit	
_	Program/erase endurance ⁽²⁾	R8C/2K Group	100 ⁽³⁾	=	=	times	
		R8C/2L Group	1,000(3)	-	-	times	
=	Byte program time		=	50	400	μS	
_	Block erase time		=	0.4	9	S	
td(SR-SUS)	Time delay from suspend request until suspend		-	-	97+CPU clock × 6 cycles	μS	
_	Interval from erase start/restart until following suspend request		650	-	-	μS	
_	Interval from program start/restart until following suspend request		0	-	-	ns	
=	Time from suspend until program/erase restart		=	-	3+CPU clock × 4 cycles	μS	
_	Program, erase voltage		2.7	_	5.5	V	
-	Read voltage		2.2	-	5.5	V	
-	Program, erase temperature		0	-	60	°C	
=	Data hold time ⁽⁷⁾	Ambient temperature = 55°C	20	=	-	year	

- NOTES:

 1. Vcc = 2.7 to 5.5 V at Topr = 0 to 60°C, unless otherwise specified.
 - 2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 100 or 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erase count of each block and limit the number of erase operations to a certain number.
- 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.




Figure 5.2 Time delay until Suspend

Table 5.6 Voltage Detection 0 Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard			Unit
Symbol	Farameter	Condition	Min.	Тур.	Max.	Offic
Vdet0	Voltage detection level		2.2	2.3	2.4	V
-	Voltage detection circuit self power consumption	VCA25 = 1, Vcc = 5.0 V	-	0.9	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽²⁾		=	=	300	μS
Vccmin	MCU operating voltage minimum value		2.2	=	=	V

NOTES:

- 1. The measurement condition is Vcc = 2.2 to 5.5 V and Topr = -20 to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version).
- 2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.

Table 5.7 Voltage Detection 1 Circuit Electrical Characteristics

Symbol	Parameter	meter Condition		Standard		
Syllibol	Faranietei	Condition	Min.	Тур.	Max.	Unit
Vdet1	Voltage detection level ⁽⁴⁾		2.70	2.85	3.00	V
=	Voltage monitor 1 interrupt request generation time ⁽²⁾		-	40	_	μS
=	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	=	0.6	=	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾		-	-	100	μS

NOTES:

- 1. The measurement condition is Vcc = 2.2 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version).
- 2. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1.
- 3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.
- 4. This parameter shows the voltage detection level when the power supply drops. The voltage detection level when the power supply rises is higher than the voltage detection level when the power supply drops by approximately 0.1 V.

Table 5.8 Voltage Detection 2 Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard			Unit
Symbol	Farameter	Condition	Min.	Тур.	Max.	Offic
Vdet2	Voltage detection level		3.3	3.6	3.9	V
-	Voltage monitor 2 interrupt request generation time ⁽²⁾		_	40	_	μS
=	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	=	0.6	=	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾		=	=	100	μ\$

- 1. The measurement condition is Vcc = 2.2 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version).
- $2. \quad \text{Time until the voltage monitor 2 interrupt request is generated after the voltage passes $V_{\text{det}2}$.}$
- 3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.



Table 5.13 Electrical Characteristics (1) [Vcc = 5 V]

Symbol	Do	Parameter Condition		Condition		tandard		Unit
Symbol	Pai	rameter	Condition		Min.	Тур.	Max.	Unit
Vон	Output "H"	Except P2_0 to P2_7,	Iон = −5 mA		Vcc - 2.0	=	Vcc	V
	voltage	XOUT	IOH = -200 μA		Vcc - 0.5	1	Vcc	V
		P2_0 to P2_7	Drive capacity HIGH	Iон = -20 mA	Vcc - 2.0	_	Vcc	V
			Drive capacity LOW	Iон = −5 mA	Vcc - 2.0	=	Vcc	V
		XOUT	Drive capacity HIGH	Iон = −1 mA	Vcc - 2.0	=	Vcc	V
			Drive capacity LOW	IoH = -500 μA	Vcc - 2.0	=	Vcc	V
Vol	Output "L" voltage	Except P2_0 to P2_7,	IoL = 5 mA		=	=	2.0	V
		XOUT	IoL = 200 μA		=	=	0.45	V
		P2_0 to P2_7	Drive capacity HIGH	IoL = 20 mA	=	=	2.0	V
			Drive capacity LOW	IoL = 5 mA	=	=	2.0	V
		XOUT	Drive capacity HIGH	IoL = 1 mA	=	=	2.0	V
			Drive capacity LOW	IOL = 500 μA	=	=	2.0	V
VT+-VT-	Hysteresis	INTO, INT1, INT3, KIO, KI1, KI2, KI3, TRAIO, RXDO, RXD2, CLK0, CLK2			0.1	0.5	_	V
		RESET			0.1	1.0	-	V
Іін	Input "H" current		VI = 5 V, Vcc = 5 V		-	_	5.0	μΑ
lıL	Input "L" current		VI = 0 V, Vcc = 5 V		=	=	-5.0	μΑ
RPULLUP	Pull-up resistance		VI = 0 V, Vcc = 5 V		30	50	167	kΩ
RfXIN	Feedback resistance	XIN			-	1.0	_	МΩ
VRAM	RAM hold voltage		During stop mode		1.8	1	-	V

^{1.} Vcc = 4.2 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 20 MHz, unless otherwise specified.

Table 5.15 Electrical Characteristics (3) [Vcc = 5 V] (Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Cumbal	Doromotor		Condition		Standard	d	Unit
Symbol	Parameter	Farameter		Min.	Тур.	Max.	Unit
Icc	Power supply current (Vcc = 3.3 to 5.5 V) Single-chip mode, output pins are open, other pins	Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	25	75	μА
	are Vss		XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	23	60	μА
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	=	0.8	3.0	μА
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	1.2	-	μΑ

Timing Requirements

(Unless Otherwise Specified: Vcc = 5 V, Vss = 0 V at Topr = 25°C) [Vcc = 5 V]

Table 5.16 XIN Input

Symbol	Symbol Parameter		Standard	
Symbol			Max.	Unit
tc(XIN)	XIN input cycle time	50	-	ns
twh(xin)	XIN input "H" width	25	-	ns
twl(xin)	XIN input "L" width	25	-	ns




Figure 5.4 XIN Input Timing Diagram when Vcc = 5 V

Table 5.17 TRAIO Input

Symbol	Symbol Parameter		Standard	
Symbol			Max.	Unit
tc(TRAIO)	TRAIO input cycle time	100	=	ns
tWH(TRAIO)	TRAIO input "H" width	40	=	ns
tWL(TRAIO)	TRAIO input "L" width	40	-	ns




Figure 5.5 TRAIO Input Timing Diagram when Vcc = 5 V

Table 5.18 Serial Interface	Table	5.18	Serial	Interface
-----------------------------	--------------	------	--------	-----------

Symbol	Parameter		Standard		
Symbol	Faidilletei	Min.	Max.	Unit	
tc(CK)	CLKi input cycle time	200	-	ns	
tW(CKH)	CLKi input "H" width	100	-	ns	
tW(CKL)	CLKi input "L" width	100	-	ns	
td(C-Q)	TXDi output delay time	-	50	ns	
th(C-Q)	TXDi hold time	0	-	ns	
tsu(D-C)	RXDi input setup time	50	=	ns	
th(C-D)	RXDi input hold time	90	-	ns	

i = 0, 2




Figure 5.6 Serial Interface Timing Diagram when Vcc = 5 V

Table 5.19 External Interrupt INTi (i = 0, 1, 3) Input

Symbol	Parameter -		Standard		
Symbol			Max.	Unit	
tW(INH)	ĪNTi input "H" width	250 ⁽¹⁾	-	ns	
tW(INL)	INTi input "L" width	250 ⁽²⁾	-	ns	

- 1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency x 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 5.7 External Interrupt INTi Input Timing Diagram when Vcc = 5 V

Table 5.30 Serial Interface

Symbol	Parameter	Stan	Standard	
Symbol	Faidilletei	Min.	Max.	Unit
tc(CK)	CLKi input cycle time	800	-	ns
tW(CKH)	CLKi input "H" width	400	-	ns
tW(CKL)	CLKi input "L" width	400	-	ns
td(C-Q)	TXDi output delay time	-	200	ns
th(C-Q)	TXDi hold time	0	-	ns
tsu(D-C)	RXDi input setup time	150	-	ns
th(C-D)	RXDi input hold time	90	-	ns

i = 0, 2




Figure 5.14 Serial Interface Timing Diagram when Vcc = 2.2 V

Table 5.31 External Interrupt \overline{INTi} (i = 0, 1, 3) Input

Symbol	Parameter		Standard		
Symbol			Max.	Unit	
tW(INH)	ĪNTi input "H" width	1000(1)	-	ns	
tW(INL)	INTi input "L" width	1000(2)	1	ns	

- 1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency x 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency x 3) or the minimum value of standard, whichever is greater.




Figure 5.15 External Interrupt INTi Input Timing Diagram when Vcc = 2.2 V

Renesas Technology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Renesas lechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Notes:

 1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warrantes or representations with respect to the accuracy or completeness of the information in this document nor grants any license to any intellectual property girbs to any other rights of representations with respect to the information in this document in this document of the purpose of the respect to the information in this document in the product data, diagrams, charts, programs, algorithms, and application circuit examples.

 3. You should not use the products of the technology described in this document for the purpose of military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and results in the procedure of the description of the such and the procedure of the description of the such and the procedure of the description of the such and the procedure of the description of the such and the procedure of the description of the such and the procedure of the description of the such and the procedure of the description of the such and the procedure of the such and t



RENESAS SALES OFFICES

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510