

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	LINbus, SIO, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	25
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 5.5V
Data Converters	A/D 9x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f212l4sdfp-v2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Specifications for R8C/2L Group (2) Table 1.4

Item	Function	Specification
Serial	UARTO, UART2	Clock synchronous serial I/O/UART × 2
Interface	,	
LIN Module		Hardware LIN: 1 (timer RA, UART0)
A/D Converter		10-bit resolution × 9 channels, includes sample and hold function
Flash Memory		Programming and erasure voltage: VCC = 2.7 to 5.5 V
		 Programming and erasure endurance: 10,000 times (data flash)
		1,000 times (program ROM)
		Program security: ROM code protect, ID code check
		Debug functions: On-chip debug, on-board flash rewrite function
Operating Fred Voltage	quency/Supply	f(XIN) = 20 MHz (VCC = 3.0 to 5.5 V) f(XIN) = 10 MHz (VCC = 2.7 to 5.5 V) f(XIN) = 5 MHz (VCC = 2.2 to 5.5 V) (VCC = 2.7 to 5.5 V for A/D converter only)
Current consumption		Typ. 10 mA (VCC = 5.0 V, f(XIN) = 20 MHz) Typ. 6 mA (VCC = 3.0 V, f(XIN) = 10 MHz) Typ. 23 μ A (VCC = 3.0 V, wait mode, low-speed on-chip oscillator used) Typ. 0.7 μ A (VCC = 3.0 V, stop mode)
Operating Ambient Temperature		-20 to 85°C (N version) -40 to 85°C (D version) ⁽¹⁾ -20 to 105°C (Y version) ⁽²⁾
Package		32-pin LQFP • Package code: PLQP0032GB-A (previous code: 32P6U-A)

- 1. Specify the D version if D version functions are to be used.
- 2. Please contact Renesas Technology sales offices for the Y version.

1.4 Pin Assignment

Figure 1.4 shows the Pin Assignment (Top View). Table 1.7 outlines the Pin Name Information by Pin Number.




Figure 1.4 Pin Assignment (Top View)

2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

2.4 **Interrupt Table Register (INTB)**

INTB is a 20-bit register that indicates the start address of an interrupt vector table.

2.5 **Program Counter (PC)**

PC is 20 bits wide and indicates the address of the next instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP, and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.



2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupt are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1.

The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.

3. **Memory**

3.1 **R8C/2K Group**

Figure 3.1 is a Memory Map of R8C/2K Group. The R8C/2K Group has 1 Mbyte of address space from addresses

The internal ROM is allocated lower addresses, beginning with address 0FFFFh. For example, a 16-Kbyte internal ROM area is allocated addresses 0C000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal RAM is allocated higher addresses beginning with address 00400h. For example, a 1.5-Kbyte internal RAM area is allocated addresses 00400h to 009FFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.




Figure 3.1 Memory Map of R8C/2K Group

3.2 R8C/2L Group

Figure 3.2 is a Memory Map of R8C/2L Group. The R8C/2L Group has 1 Mbyte of address space from addresses 00000h to FFFFFh.

The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 16-Kbyte internal ROM area is allocated addresses 0C000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal ROM (data flash) is allocated addresses 02400h to 02BFFh.

The internal RAM area is allocated higher addresses, beginning with address 00400h. For example, a 1.5-Kbyte internal RAM is allocated addresses 00400h to 009FFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.




Figure 3.2 Memory Map of R8C/2L Group

SFR Information (3)⁽¹⁾ Table 4.3

Address	Register	Symbol	After reset
0080h	rtegister	Gymbol	Aitel Teset
0081h			
0081H			
0082h			
0084h			
0085h			
0086h			
0087h 0088h			
0089h			
008Ah			
008Bh			
008Ch			
008Dh			
008Eh			
008Fh			
0090h			
0091h			
0092h			
0093h			
0094h			
0095h			
0096h			
0097h			
0098h			
0099h			
009Ah			
009Bh			
009Ch			
009Dh			
009Eh			
009Fh			
00A0h	UART0 Transmit/Receive Mode Register	U0MR	00h
00A1h	UART0 Bit Rate Register	U0BRG	XXh
00A2h	UART0 Transmit Buffer Register	U0TB	XXh
		0010	70/01
00A3h		0016	XXh
00A3h 00A4h	UART0 Transmit/Receive Control Register 0	U0C0	XXh 00001000b
00A3h 00A4h	UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1		XXh 00001000b 00000010b
00A3h	UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0	XXh 00001000b 00000010b XXh
00A3h 00A4h 00A5h 00A6h 00A7h	UART0 Transmit/Receive Control Register 0	U0C0 U0C1	XXh 00001000b 00000010b
00A3h 00A4h 00A5h 00A6h 00A7h 00A8h	UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh 00001000b 00000010b XXh
00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h	UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh 00001000b 00000010b XXh
00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h	UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh 00001000b 00000010b XXh
00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh	UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh 00001000b 00000010b XXh
00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh	UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh 00001000b 00000010b XXh
00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh	UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh 00001000b 00000010b XXh
00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh	UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh 00001000b 00000010b XXh
00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ADh	UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh 00001000b 00000010b XXh
00A3h 00A4h 00A5h 00A6h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ADh	UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh 00001000b 00000010b XXh
00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ADh 00AEh 00AFh	UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh 00001000b 00000010b XXh
00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ADh 00AEh 00AEh 00B0h	UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh 00001000b 00000010b XXh
00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ADh 00AEh 00AEh 00B1h	UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh 00001000b 00000010b XXh
00A3h 00A4h 00A5h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ADh 00AFh 00B0h 00B1h 00B2h	UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh 00001000b 00000010b XXh
00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ACh 00ACh 00ACh 00AFh 00B1h 00B2h 00B3h	UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh 00001000b 00000010b XXh
00A3h 00A4h 00A5h 00A6h 00A6h 00A7h 00A8h 00A9h 00AAh 00ACh 00ACh 00ACh 00B1h 00B2h 00B2h 00B3h	UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh 00001000b 00000010b XXh
00A3h 00A4h 00A5h 00A6h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00AFh 00B6h 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h	UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh 00001000b 00000010b XXh
00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00AEh 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B7h	UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh 00001000b 00000010b XXh
00A3h 00A4h 00A5h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h	UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh 00001000b 00000010b XXh
00A3h 00A4h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00AFh 00B6h 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h 00B9h	UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh 00001000b 00000010b XXh
00A3h 00A4h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ACh 00ACh 00ACh 00ACh 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B6h 00B7h 00B8h 00B9h	UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh 00001000b 00000010b XXh
00A3h 00A4h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00ACh 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h 00B8h 00B8h	UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh 00001000b 00000010b XXh
00A3h 00A4h 00A5h 00A6h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00B1h 00B1h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h 00B8h 00B8h 00BAh 00BBh	UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh 00001000b 00000010b XXh
00A3h 00A4h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h 00B9h 00BAh 00BAh 00BAh	UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh 00001000b 00000010b XXh
00A3h 00A4h 00A5h 00A6h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00B1h 00B2h 00B3h 00B5h 00B6h 00B7h 00B8h 00B8h 00B8h 00B8h 00B8h	UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh 00001000b 00000010b XXh

X: Undefined
NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

SFR Information (5)⁽¹⁾ Table 4.5

Address	Register	Symbol	After reset
0100h	Timer RA Control Register	TRACR	00h
0100h	Timer RA I/O Control Register	TRAIOC	00h
010111 0102h	Timer RA Mode Register	TRAMR	00h
0103h	Timer RA Prescaler Register	TRAPRE	FFh
0104h	Timer RA Register	TRA	FFh
0105h	LIN Control Register 2	LINCR2	00h
0106h	LIN Control Register	LINCR	00h
0107h	LIN Status Register	LINST	00h
0108h	Timer RB Control Register	TRBCR	00h
0109h	Timer RB One-Shot Control Register	TRBOCR	00h
010Ah	Timer RB I/O Control Register	TRBIOC	00h
010Bh	Timer RB Mode Register	TRBMR	00h
010Ch	Timer RB Prescaler Register	TRBPRE	FFh
010Dh	Timer RB Secondary Register	TRBSC	FFh
010Eh	Timer RB Primary Register	TRBPR	FFh
	Timer RB Primary Register	IRBPR	FFN
010Fh			
0110h			
0111h			
0112h			
0113h			
0114h			
0115h			
0116h			
0117h		+	
0118h		+	
0119h			
011Ah			
011Bh			
-			
011Ch			
011Dh			
011Eh			
011Fh			
0120h	Timer RC Mode Register	TRCMR	01001000b
0121h	Timer RC Control Register 1	TRCCR1	00h
0122h	Timer RC Interrupt Enable Register	TRCIER	01110000b
0123h	Timer RC Status Register	TRCSR	01110000b
0124h	Timer RC I/O Control Register 0	TRCIOR0	10001000b
0125h	Timer RC I/O Control Register 1	TRCIOR1	10001000b
0126h	Timer RC Counter	TRC	00h
0120H	Time No Counter	TINO	00h
0127H	Timer RC General Register A	TRCGRA	FFh
0128h	Tilliel RC Gellelal Registel A	IRCGRA	
		TDOODD	FFh
012Ah	Timer RC General Register B	TRCGRB	FFh
012Bh			FFh
012Ch	Timer RC General Register C	TRCGRC	FFh
012Dh		<u> </u>	FFh
012Eh	Timer RC General Register D	TRCGRD	FFh
012Fh			FFh
0130h	Timer RC Control Register 2	TRCCR2	00011111b
0131h	Timer RC Digital Filter Function Select Register	TRCDF	00h
0132h	Timer RC Output Master Enable Register	TRCOER	01111111b
0133h	. 1	1	-
	1	+	
0134h			
0134h 0135h			
0135h			
0135h 0136h	Timor PD Start Pagistar	TENSTE	11111100b
0135h 0136h 0137h	Timer RD Start Register	TRDSTR	11111100b
0135h 0136h 0137h 0138h	Timer RD Mode Register	TRDMR	00001110b
0135h 0136h 0137h 0138h 0139h	Timer RD Mode Register Timer RD PWM Mode Register	TRDMR TRDPMR	00001110b 10001000b
0135h 0136h 0137h 0138h 0139h 013Ah	Timer RD Mode Register Timer RD PWM Mode Register Timer RD Function Control Register	TRDMR TRDPMR TRDFCR	00001110b 10001000b 10000000b
0135h 0136h 0137h 0138h 0139h 013Ah 013Bh	Timer RD Mode Register Timer RD PWM Mode Register Timer RD Function Control Register Timer RD Output Master Enable Register 1	TRDMR TRDPMR TRDFCR TRDOER1	00001110b 10001000b 10000000b FFh
0135h 0136h 0137h 0138h 0139h 013Ah 013Bh 013Ch	Timer RD Mode Register Timer RD PWM Mode Register Timer RD Function Control Register Timer RD Output Master Enable Register 1 Timer RD Output Master Enable Register 2	TRDMR TRDPMR TRDFCR TRDOER1 TRDOER2	00001110b 10001000b 10000000b FFh 01111111b
0135h 0136h 0137h 0138h 0139h 013Ah 013Bh	Timer RD Mode Register Timer RD PWM Mode Register Timer RD Function Control Register Timer RD Output Master Enable Register 1 Timer RD Output Master Enable Register 2 Timer RD Output Control Register	TRDMR TRDPMR TRDFCR TRDOER1 TRDOER2 TRDOCR	00001110b 10001000b 10000000b FFh
0135h 0136h 0137h 0138h 0139h 013Ah 013Bh 013Ch	Timer RD Mode Register Timer RD PWM Mode Register Timer RD Function Control Register Timer RD Output Master Enable Register 1 Timer RD Output Master Enable Register 2	TRDMR TRDPMR TRDFCR TRDOER1 TRDOER2	00001110b 10001000b 10000000b FFh 01111111b
0135h 0136h 0137h 0138h 0139h 013Ah 013Bh 013Ch 013Dh	Timer RD Mode Register Timer RD PWM Mode Register Timer RD Function Control Register Timer RD Output Master Enable Register 1 Timer RD Output Master Enable Register 2 Timer RD Output Control Register	TRDMR TRDPMR TRDFCR TRDOER1 TRDOER2 TRDOCR	00001110b 10001000b 10000000b FFh 01111111b

NOTE:

1. The blank regions are reserved. Do not access locations in these regions

SFR Information (7)⁽¹⁾ Table 4.7

0180h 0182h 0182h 0182h 0182h 0183h 0183h 0188h 018h 01	Address	Register	Symbol	After reset
0181h	0180h	rogistor	Cymbol	71101 10001
0183h 0183h 0186h 0186h 0186h 0187h 0187h 0188h 0186h 0196h	0181h			
0183h 0183h 0186h 0186h 0186h 0187h 0187h 0188h 0186h 0196h				
0186h 0187h 0188h 0198h 0199h 0199h 0199h 0199h 0199h 0199h 0199h 0199h 0199h 0198h	0183h			
0188h	0184h			
0187h 0188h				
0189h 018An 018An 018An 018An 018Ch 018Ch 018Ch 018Ch 018Ch 018Eh 018Ch 018Eh 019Ch 019Ch 019Ch 019Sh 01ASh	0186h			
0188h 0188h 0188h 0188h 0188h 018b 018ch 019ch 0	0187h			
018Ah 018Ch 018Ch 018Ch 018Eh 018Eh 018Eh 019M 019M 019M 019M 019M 019M 019M 019M	0188h			
018Bh 018Ch 018Ch 018Ch 018Eh 018Fh 019Ph 0190h 0191h 0193h 0193h 0198h 0143h 0143h 0143h 0144h 0142h 0143h 0148h 0158h 0158h 0158h	0189h			
018Ch	018Ah			
018Dh 018Ph 018Ph 0190h 0191h 0191h 0192h 0193h 0194h 0196h 0197h 0198h 014Ah	018Bh			
018Eh 0199h 0199h 0192h 0192h 0192h 0193h 0194h 0198h 0197ch 017A2h 017A2h 017A3h 017A4h 017A2h 017A3h 017A4h 017A5h 017A6h 017A7h 017A8h	018Ch			
018Fh 0191h 0191h 0192h 0192h 0193h 0194h 0195h 0195h 0196h 0197h 0198h 0199h 0199h 019Ch 019Bh 019Ch 019Bh 019Fh 019Fh 014Ah 014Ah 014Bh 014Ah 014Bh 014Ah 018Bh <td></td> <td></td> <td></td> <td></td>				
0190h 0192h 0192h 0192h 0193h 0194h 0195h 0196h 0197h 0198h 0198h 0199h 0198h 0199h 0192h 0192h 0142h 0142h 0142h <td>010EII</td> <td></td> <td></td> <td></td>	010EII			
0191h 0193h 0193h 0193h 0194h 0195h 0195h 0195h 0197h 0197h 0198h 0199h 0199h 0199h 019Ch 019Dh 019Eh 019Fh 014Ah 014Ah 014Bh 014Ah 014Bh 014Ah 014Bh 014Ah 014Bh 014Bh 014Bh 014Bh 014Bh 016Bh 01Bh 016Bh 01Bh 016Bh 01Bh				
0192h 0194h 0194h 0195h 0196h 0197h 0197h 0198h 0199h 0199h 0191h 0191h 0192h 0192h 014th 0192h 014th 014th 014th <td></td> <td></td> <td></td> <td></td>				
0193h 0195h 0195h 0196h 0197h 0197h 0198h 0199h 0199h 0199h 019Dh 019Dh 019Eh 019Dh 019Fh 019Fh 01A3h 0141h 01A3h 01A3h 01A3h 01A3h 01A3h 01A3h 01A3h 01A4h 01A7h 01A8h 01A8h 01A8h 01A8h 01A8h 01ABh 01ABh 01ACh 01ABh 01APh 01Bh 01Bh 01Bh	0192h			
0194h 0196h 0197h 0188h 0197h 0198h 0199h 0199h 0190h 0198h 0190h 0198h 0190h 0199h 0190h 0199h 0190h 0199h 0191h 0199h 0192h 0199h 0197h 0100000000000000000000000000000000000	0193h			
0195h 0197h 0197h 0198h 0199h 0199h 0199h 0199h 0190h 019Dh 019Dh 019Eh 019Eh 013Eh 01Alh	0194h			
0196h 0198h 0199h 0199h 0199h 0199h 0198h 0190h 0190h 0190h 0190h 0190h 0190h 0190h 0190h 0190h 0100h	0195h			
0198h	0196h			
0199h				
019Ah 019Bh 019Ch 019Dh 019Eh 019Fh 019Fh 01A0h 01A1h 01A2h 01A2h 01A3h 01A3h 01A8h 01A6h 01A8h 01A8h 01A8h 01A8h 01A8h 01AAh 01A8h 01ACh 01ACh 01ACh 01ACh 01ACh 01ACh 01ACh 01ACh 01AEh 01ACh 01AEh 01BCh 01B3h Flash Memory Control Register 4 01B3h Flash Memory Control Register 1 01B6h 01B8h 01B8h 01B8h 01B8h 01B8h 01B8h 01B8h 01B8h 01B8h 01B8h 01B8h 01B6h 01B6h 01B6h 01B6h 01B6h 01B6h 01B8h 01B6h 01B8h 01B6h 01B8h <t< td=""><td></td><td></td><td></td><td></td></t<>				
019Bh 019Dh 019Ch 019Bh 019Fh 019Fh 01A0h 01A1h 01A1h 01A2h 01A3h 01A3h 01A6h 01A6h 01A8h 01A8h 01A8h 01A8h 01A8h 01A8h 01A8h 01A8h 01ABh 01ABh 01ACh 01ABh 01ACh 01ABh 01ABh 01ABh 01Bh 01Bh 01Bh 01Bh 01Bh 01Bh 01Bh 10Bh 01Bh 10Bh <td></td> <td></td> <td></td> <td></td>				
019Ch 019Eh 019Eh 019Eh 019Fh 01000 01A0h 01A1h 01A2h 01A3h 01A3h 01A3h 01A6h 01A7h 01A8h 01A7h 01A8h 01A8h 01AAh 01A8h 01AAh 01ABh 01ACh 01ACh 01ACh 01ACh 01ABh 01ACh 01ABh 01ACh 01ABh 01ACh 01Bh 01Bh 01Bh 01Bh 01Bh 01Bh 01Bh 01Bh 01Bh 1Bh 01Bh Flash Memory Control Register 1 01Bh 1Bh 01Bh 01Bh 01Bh				
019Ch	019Bh			
019Eh	019Ch			
019Fh	019Dh			
0140h 0142h 0142h 0143h 0143h 0144h 0145h 0146h 0147h 0148h 0148h 0148h 0148h 0148h 0148h 0148h 0148h 0148h 0158h 0168h 0168h 0187h 0188h	019En			
0142h 0142h 0143h 0144h 0145h 0146h 0146h 0147h 0148h 0158h 0168h 0168h 0189h 0188h				
01A2h 01A3h 01A4h 01A5h 01A5h 01A7h 01A8h 01A8h 01A9h 01A8h 01A8h 01ABh 01ABh 01ABh 01ABh 01ABh 01ABh 01Bh 01ABh 01Bh 01Bh 01Bh 01Bh 01Bh 01Bh 01Bh 01	01A011			
01A3h	01A111			
01A4h 01A5h 01A6h 01A7h 01A8h 01A9h 01AAh 01ABh 01ABh 01ACh 01ABh 01ABh 01ABh 01ABh 01ABh 01BBh	01A3h			
0145h 0146h 0147h 0148h 0149h 014Ah 014Ah 014Ah 014Ah 014Ah 014Ch 014ACh 014AFh 014Fh 018Dh 018Bh 018Bh Flash Memory Control Register 4 FMR4 018Bh 018Bh Flash Memory Control Register 1 FMR1 1000000Xb 01B7h Flash Memory Control Register 0 FMR0 01000001b 01B8h				
01A6h 01A7h 01A8h 01A8h 01A9h 01AAh 01ABh 01ABh 01ACh 01ADh 01AEh 01AEh 01AFh 01BDh 01B0h 01B1h 01B2h 01B3h 01B3h Flash Memory Control Register 4 01B5h Flash Memory Control Register 1 01B6h 01B6h 01B8h 01B9h 01B9h 01BAh 01BCh 01BCh 01BCh 01BCh 01BCh 01BCh 01BFh 01BEh 01BFh 01BEh	01A5h			
01A7h 01A8h 01A9h 01AAh 01ABh 01ACh 01ACh 01ACh 01AFh 01B1h 01B2h 01B2h 01B3h 01B4h 01B5h 01B5h Flash Memory Control Register 4 01B6h 01B7h Flash Memory Control Register 0 FMR0 01B9h 01B7h 01B8h 01B8h 01B8h 01B8h 01B9h 01B8h 01B9h 01B9h 01BBh 01BBh 01BBh 01BBCh 01BCh 01BCh 01BEh	01A6h			
01A9h 01AAh 01ABh 01ACh 01ACh 01AEh 01AFh 01B0h 01B1h 01B2h 01B3h Flash Memory Control Register 4 01B4h 01B5h Flash Memory Control Register 1 01B6h 01B7h Flash Memory Control Register 0 01B8h 01B9h 01BAh 01BCh 01BCh 01BFh				
01AAh 01ABh 01ACh 01ACh 01ADh 01AEh 01AFh 01B0h 01B0h 01B1h 01B2h 01B3h 01B3h Flash Memory Control Register 4 FMR4 01000000b 01B4h 01B5h Flash Memory Control Register 1 FMR1 1000000Xb 01B6h 01B7h Flash Memory Control Register 0 FMR0 00000001b 01B8h 01B9h 01BAh 01BBh 01BCh 01BCh 01BCh 01BCh 01BCh 01BFh 01BFh 01BFh 01BFh	01A8h			
01ABh 01ACh 01ADh 01ADh 01AEh 01AFh 01AFh 01B0h 01B0h 01B1h 01B2h 01B2h 01B3h Flash Memory Control Register 4 FMR4 01000000b 01B4h 01B5h Flash Memory Control Register 1 FMR1 1000000Xb 01B7h Flash Memory Control Register 0 FMR0 00000001b 01B8h 01B8h 01B8h 01B8h 01BBh 01BCh 01BCh 01BCh 01BCh 01BFh 01BFh 01BFh	01A9h			
01ACh 01ADh 01AEh 01AFh 01B0h 01B0h 01B1h 01B2h 01B3h Flash Memory Control Register 4 FMR4 010000000b 01B4h 01B5h Flash Memory Control Register 1 FMR1 1000000Xb 01B6h 01B7h Flash Memory Control Register 0 FMR0 00000001b 01B8h 01B9h 01BAh 01BBh 01BCh 01BCh 01BCh 01BCh 01BFh 01BFh 01BFh 01BFh	01AAh			
01ADh 01AEh 01AFh 01B0h 01B1h 01B2h 01B3h Flash Memory Control Register 4 FMR4 01B4h 01B5h Flash Memory Control Register 1 FMR1 01B6h 01B7h Flash Memory Control Register 0 FMR0 01B8h 01B8h 01BBh 01BCh 01BFh 01BFh	01ABh			
01AEh 01AFh 01B0h 01B1h 01B2h 01B2h 01B3h Flash Memory Control Register 4 FMR4 010000000b 01B4h 01B5h FMR1 1000000Xb 01B6h FMR1 1000000Xb 01B7h Flash Memory Control Register 0 FMR0 00000001b 01B8h 01B8h 01BAh 01BAh 01BCh 01BCh 01BCh 01BCh 01BFh 01BFh 01BFh 01BFh	01ACh			
01AFh 01B0h 01B1h 01B1h 01B2h 01B2h 01B3h Flash Memory Control Register 4 FMR4 010000000b 010000000b 010000000b 010000000b 010000000b 0100000000b 0100000000b 0100000000b 0100000000b 0100000000b 0100000000b 0100000000b 010000000000b 0100000000b 0100000000b 0100000000b 0100000000b 0100000000b 0100000000b 010000000b 0100000000b 0100000000b 0100000000b 010000000b 0100000000b 010000000b 01000000b 0100000b 0100000b 0100000b 0100000b 01000000b 01000000b 0100000b 0100000b <t< td=""><td></td><td></td><td></td><td></td></t<>				
01B0h 01B1h 01B2h 01B3h 01B3h Flash Memory Control Register 4 FMR4 01000000b 01B4h 01B5h Flash Memory Control Register 1 FMR1 10000000xb 01B6h 01B7h Flash Memory Control Register 0 FMR0 00000001b 01B8h 01B9h 01B9h 01B9h 01B9h 01BBh 01BCh 01BCh 01BCh 01BCh 01BCh 01BFh 01BFh 01BFh 01BFh 01BFh 01BFh 01BFh 01BFh 01BFh 01BFh 01BFh 01BFh 01BFh 01BFh 01BFh 01BFh 01BFh 01BFh 01BFh 01BFh 01BFh 01BFh 01BFh 01BFh 01BFh 01BFh 01BFh 01BFh 01BFh 01BFh 01BFh 01BFh 01BFh 01BFh 01BFh 01BFh 01BFh 01BFh 01BFh 01BFh 01BFh 01BFh 01BFh 01BFh 01BFh 01BFh 01BFh 01BFh 01BFh 01BFh 01BFh 01BFh 01BFh 01BFh 01BFh 01BFh 01BFh <td></td> <td></td> <td></td> <td></td>				
01B1h 01B2h 01B3h Flash Memory Control Register 4 FMR4 01000000b 01B4h 01B5h Flash Memory Control Register 1 FMR1 10000000xb 01B6h 01B7h Flash Memory Control Register 0 FMR0 00000001b 01B8h 0 01B9h 00000001b 01BAh 0 00000001b 01BBh 0 00000001b 01BCh 000000000000000000000000000000000000	01AFN			
01B2h 01B3h Flash Memory Control Register 4 FMR4 01000000b 01B4h 01B5h Flash Memory Control Register 1 FMR1 1000000Xb 01B6h 01B7h Flash Memory Control Register 0 FMR0 00000001b 01B8h 01B9h 01B9h 01BBh 01BBh 01BBh 01BCh 01BCh 01BCh 01BBh 01BFh 01BFh 01BFh 01BFh	01B0H			
01B3h Flash Memory Control Register 4 FMR4 010000000b 01B4h 01B5h Flash Memory Control Register 1 FMR1 10000000xb 01B6h 01B7h Flash Memory Control Register 0 FMR0 00000001b 01B8h 01B9h 01B9h 01B9h 01B9h 01BBh 01BCh 01BDh 01BDh 01BBh 01BFh 01BFh 01BFh 01BFh 01BFh	01B1II			
01B4h 01B5h Flash Memory Control Register 1 FMR1 1000000Xb 01B6h 01B7h Flash Memory Control Register 0 FMR0 00000001b 01B8h 01B9h 01B9h 01B9h 01B9h 01BBh 01BCh		Flash Memory Control Register 4	FMR4	01000000b
01B5h Flash Memory Control Register 1 FMR1 1000000Xb 01B6h Flash Memory Control Register 0 FMR0 00000001b 01B8h 01B9h 01B9h 01B9h 01B9h 01BBh 01BCh 01BCh 01BDh 01BDh 01BFh 01BFh 01BFh 01BFh	01B4h			
01B6h 01B7h Flash Memory Control Register 0 FMR0 00000001b 01B8h 01B9h	01B5h	Flash Memory Control Register 1	FMR1	1000000Xb
01B7h Flash Memory Control Register 0 FMR0 00000001b 01B8h 01B9h 01B4h 01B4h 01B6h <	01B6h			
01B8h 01B9h 01BAh 01BAh 01BBh 01BCh 01BCh 01BDh 01BEh 01BFh	01B7h	Flash Memory Control Register 0	FMR0	00000001b
01BAh 01BBh 01BCh 01BDh 01BDh 01BEh 01BFh	01B8h			
01BBh 01BCh 01BDh 01BEh 01BFh	01B9h			
01BCh 01BDh 01BEh 01BFh	01BAh			
01BDh 01BEh 01BFh	01BBh			
01BEh 01BFh	01BCh			
01BFh	01BDh			
	01BEh			
	UIBFh			
L ELEED LODGED Eurotion Soloot Pogistor LAST 1/Note 01	CCCCh	Option Function Select Register	I OES	(Note 2)
FFFFh Option Function Select Register OFS (Note 2)	FFFFN	Option Function Select Register	UFO	(NOTE 2)

X: Undefined
NOTES:

1. The blank regions are reserved. Do not access locations in these regions.
2. The OFS register cannot be changed by a program. Use a flash programmer to write to it.

5. Electrical Characteristics

The electrical characteristics of N version (Topr = -20° C to 85° C) and D version (Topr = -40° C to 85° C) are listed below.

Please contact Renesas Technology sales offices for the electrical characteristics in the Y version (Topr = -20° C to 105° C).


Table 5.1 Absolute Maximum Ratings

Symbol	Parameter	Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage		-0.3 to 6.5	V
Vı	Input voltage		-0.3 to Vcc + 0.3	V
Vo	Output voltage		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	Topr = 25°C	500	mW
Topr	Operating ambient temperature		-20 to 85 (N version) / -40 to 85 (D version)	°C
Tstg	Storage temperature		-65 to 150	°C

verter Characteristics
١

Symbol		Parameter	Conditions		Standard		Unit
Symbol	'	raiametei	Conditions	Min.	Тур.	Max.	Offic
=	Resolution		Vref = AVCC	-	-	10	Bits
=	Absolute	10-bit mode	φAD = 10 MHz, Vref = AVCC = 5.0 V	=	-	±3	LSB
	accuracy	8-bit mode	φAD = 10 MHz, Vref = AVCC = 5.0 V	_	_	±2	LSB
		10-bit mode	φAD = 10 MHz, Vref = AVCC = 3.3 V	_	_	±5	LSB
		8-bit mode	φAD = 10 MHz, Vref = AVCC = 3.3 V	_	_	±2	LSB
Rladder	Resistor ladder		Vref = AVCC	10	_	40	kΩ
tconv	Conversion time	10-bit mode	φAD = 10 MHz, Vref = AVCC = 5.0 V	3.3	_	_	μS
		8-bit mode	φAD = 10 MHz, Vref = AVCC = 5.0 V	2.8	_	_	μS
Vref	Reference voltag	e		2.2	_	AVcc	V
VIA	Analog input volta	age ⁽²⁾		0	-	AVcc	V
_	A/D operating	Without sample and hold	Vref = AVCC = 2.7 to 5.5 V	0.25	_	10	MHz
	clock frequency	With sample and hold	Vref = AVCC = 2.7 to 5.5 V	1	-	10	MHz

- AVcc = 2.7 to 5.5 V at T_{opr} = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
 When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.



Ports P0 to P4 Timing Measurement Circuit Figure 5.1

Table 5.4 Flash Memory (Program ROM) Electrical Characteristics

Cymbal	Parameter	Conditions		Unit		
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
_	Program/erase endurance ⁽²⁾	R8C/2K Group	100 ⁽³⁾	=	=	times
		R8C/2L Group	1,000(3)	-	-	times
=	Byte program time		=	50	400	μS
_	Block erase time		=	0.4	9	S
td(SR-SUS)	Time delay from suspend request until suspend		-	-	97+CPU clock × 6 cycles	μS
_	Interval from erase start/restart until following suspend request		650	-	-	μS
_	Interval from program start/restart until following suspend request		0	-	-	ns
=	Time from suspend until program/erase restart		=	-	3+CPU clock × 4 cycles	μS
_	Program, erase voltage		2.7	_	5.5	V
-	Read voltage		2.2	-	5.5	V
-	Program, erase temperature		0	-	60	°C
=	Data hold time ⁽⁷⁾	Ambient temperature = 55°C	20	=	-	year

- NOTES:

 1. Vcc = 2.7 to 5.5 V at Topr = 0 to 60°C, unless otherwise specified.
 - 2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 100 or 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erase count of each block and limit the number of erase operations to a certain number.
- 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.

Table 5.5 Flash Memory (Data flash Block A, Block B) Electrical Characteristics(4)

Symbol	Parameter	Conditions		Stand	ard	Unit
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
_	Program/erase endurance ⁽²⁾		10,000(3)	-	-	times
_	Byte program time (program/erase endurance ≤ 1,000 times)		_	50	400	μS
_	Byte program time (program/erase endurance > 1,000 times)		_	65	_	μS
_	Block erase time (program/erase endurance ≤ 1,000 times)		_	0.2	9	S
_	Block erase time (program/erase endurance > 1,000 times)		_	0.3	-	S
td(SR-SUS)	Time delay from suspend request until suspend		=	-	97+CPU clock × 6 cycles	μS
_	Interval from erase start/restart until following suspend request		650	-	_	μS
_	Interval from program start/restart until following suspend request		0	-	-	ns
_	Time from suspend until program/erase restart		_	-	3+CPU clock × 4 cycles	μS
-	Program, erase voltage		2.7	_	5.5	V
_	Read voltage		2.2	_	5.5	V
=	Program, erase temperature		-20 ⁽⁸⁾	-	85	°C
_	Data hold time ⁽⁹⁾	Ambient temperature = 55 °C	20	_	-	year

- 1. Vcc = 2.7 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 100 or 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

- Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- Standard of block A and block B when program and erase endurance exceeds 1,000 times. Byte program time to 1,000 times is the same as that in program ROM.
- 5. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erase count of each block and limit the number of erase operations to a certain number.
- 6. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 7. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 8. -40°C for D version.
- 9. The data hold time includes time that the power supply is off or the clock is not supplied.

Table 5.10 High-speed On-Chip Oscillator Circuit Electrical Characteristics

Cumbal	Doromotor	Condition		Standard	Standard	
Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
fOCO40M	High-speed on-chip oscillator frequency temperature • supply voltage dependence	Vcc = 2.7 V to 5.5 V -20°C \le Topr \le 85°C ⁽²⁾	39.2	40	40.8	MHz
		Vcc = 2.7 V to 5.5 V -40° C \leq T _{opr} \leq 85 $^{\circ}$ C ⁽²⁾	39.0	40	41.0	MHz
		Vcc = 2.2 V to 5.5 V -20° C \leq Topr \leq 85 $^{\circ}$ C ⁽³⁾	35.2	40	44.8	MHz
		Vcc = 2.2 V to 5.5 V -40° C \leq Topr \leq 85 $^{\circ}$ C ⁽³⁾	34.0	40	46.0	MHz
	High-speed on-chip oscillator frequency when	Vcc = 5.0 V, Topr = 25°C	_	36.864	_	MHz
	correction value in FRA7 register is written to FRA1 register ⁽⁴⁾	Vcc = 2.7 V to 5.5 V -20°C ≤ Topr ≤ 85°C	-3%	=	3%	%
_	Value in FRA1 register after reset		08h	_	F7h	-
_	Oscillation frequency adjustment unit of high- speed on-chip oscillator	Adjust FRA1 register (value after reset) to -1	-	+0.3	-	MHz
_	Oscillation stability time	Vcc = 5.0 V, Topr = 25°C	_	10	100	μS
=	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	_	550	_	μΑ

- Vcc = 2.2 to 5.5 V, T_{opr} = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
 These standard values show when the FRA1 register value after reset is assumed.
- 3. These standard values show when the corrected value of the FRA6 register is written to the FRA1 register.
- 4. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.

Table 5.11 Low-speed On-Chip Oscillator Circuit Electrical Characteristics

Symbol	Parameter	Condition		Standard		Unit
Symbol	Farameter	Condition	Min.	Тур.	Max.	Offic
fOCO-S	Low-speed on-chip oscillator frequency		30	125	250	kHz
_	Oscillation stability time		=	10	100	μS
=	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	-	15	-	μΑ

NOTE:

1. Vcc = 2.2 to 5.5 V, $T_{opr} = -20$ to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

Table 5.12 Power Supply Circuit Timing Characteristics

Symbol	Parameter Condition Standard			d	Unit	
Symbol	r alametel	Condition	Min.	Тур.	Max.	Offic
td(P-R)	Time for internal power supply stabilization during power-on ⁽²⁾		1	=	2000	μS
td(R-S)	STOP exit time ⁽³⁾		-	-	150	μS

- 1. The measurement condition is Vcc = 2.2 to 5.5 V and Topr = 25°C.
- Waiting time until the internal power supply generation circuit stabilizes during power-on.
- 3. Time until system clock supply starts after the interrupt is acknowledged to exit stop mode.

Table 5.20 Electrical Characteristics (1) [Vcc = 3 V]

Symbol	Por	amatar	Cond	dition	S	tandard		Unit
Symbol	Pal	Parameter		Condition		Тур.	Max.	Unit
Vон	Output "H" voltage	Except P2_0 to P2_7, XOUT	IOH = −1 mA		Vcc - 0.5	_	Vcc	V
		P2_0 to P2_7	Drive capacity HIGH	Iон = −5 mA	Vcc - 0.5	=	Vcc	V
			Drive capacity LOW	Iон = −1 mA	Vcc - 0.5	=	Vcc	V
		XOUT	Drive capacity HIGH	Iон = -0.1 mA	Vcc - 0.5	_	Vcc	V
			Drive capacity LOW	IOH = -50 μA	Vcc - 0.5	_	Vcc	V
VoL Output "L" volt	Output "L" voltage	Except P2_0 to P2_7, XOUT	IoL = 1 mA	•	-	_	0.5	V
		P2_0 to P2_7	Drive capacity HIGH	IOL = 5 mA	-	-	0.5	V
			Drive capacity LOW	IoL = 1 mA	-	_	0.5	V
		XOUT	Drive capacity HIGH	IOL = 0.1 mA	-	-	0.5	V
			Drive capacity LOW	IOL = 50 μA	-	_	0.5	V
VT+-VT-	Hysteresis	INT0, INT1, INT3, KI0, KI1, KI2, KI3, TRAIO, RXD0, RXD2, CLK0, CLK2		•	0.1	0.3	-	V
		RESET			0.1	0.4	-	V
lін	Input "H" current	1	VI = 3 V, Vcc = 3	V	_	_	4.0	μΑ
lı∟	Input "L" current		VI = 0 V, $Vcc = 3$	V	-	=	-4.0	μΑ
RPULLUP	Pull-up resistance		VI = 0 V, $Vcc = 3$	V	66	160	500	kΩ
RfXIN	Feedback resistance	XIN			-	3.0	_	ΜΩ
VRAM	RAM hold voltage		During stop mode	e	1.8	_	_	V

^{1.} Vcc = 2.7 to 3.3 V at Topr = -20 to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version), f(XIN) = 10 MHz, unless otherwise specified.

Timing requirements

(Unless Otherwise Specified: Vcc = 3 V, Vss = 0 V at Topr = 25°C) [Vcc = 3 V]

Table 5.22 XIN Input

Symbol	Parameter	Standard		Unit	
Symbol	Falanielei	Min.	Max.	Offic	
tc(XIN)	XIN input cycle time	100	-	ns	
twh(xin)	XIN input "H" width	40	-	ns	
twl(xin)	XIN input "L" width	40	-	ns	




Figure 5.8 XIN Input Timing Diagram when Vcc = 3 V

Table 5.23 TRAIO Input

Symbol	Parameter	Standa	Standard		Unit
Symbol	Falanielei	Min.	Max.	Offic	
tc(TRAIO)	TRAIO input cycle time	300	=	ns	
tWH(TRAIO)	TRAIO input "H" width	120	=	ns	
tWL(TRAIO)	TRAIO input "L" width	120	-	ns	




Figure 5.9 TRAIO Input Timing Diagram when Vcc = 3 V

Table 5.24 Serial Interface	Table	5.24	Serial	Interface
-----------------------------	--------------	------	--------	-----------

Symbol	Parameter	Stan	dard	Unit
Symbol	raidilletei	Min.	Max.	Offic
tc(CK)	CLKi input cycle time	300	-	ns
tW(CKH)	CLKi input "H" width	150	=	ns
tW(CKL)	CLKi Input "L" width	150	-	ns
td(C-Q)	TXDi output delay time	=	80	ns
th(C-Q)	TXDi hold time	0	-	ns
tsu(D-C)	RXDi input setup time	70	=	ns
th(C-D)	RXDi input hold time	90	-	ns

i = 0, 2





Figure 5.10 Serial Interface Timing Diagram when Vcc = 3 V

External Interrupt INTi (i = 0, 1, 3) Input **Table 5.25**

Symbol	Parameter	Standard		Unit
Symbol	raidilietei	Min.	Max.	Offic
tw(INH)	INTi input "H" width	380 ⁽¹⁾	-	ns
tw(INL)	INTi input "L" width	380(2)	-	ns

- 1. When selecting the digital filter by the $\overline{\text{INTi}}$ input filter select bit, use an $\overline{\text{INTi}}$ input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.



External Interrupt INTi Input Timing Diagram when Vcc = 3 V Figure 5.11

Table 5.27 Electrical Characteristics (2) [Vcc = 2.2 V] $(Topr = -20 \text{ to } 85^{\circ}\text{C (N version)} / -40 \text{ to } 85^{\circ}\text{C (D version)}, \text{ unless otherwise specified.})$

Symbol	Parameter		Condition	;	Standar	d	Unit
Symbol	Farameter		Condition	Min.	Тур.	Max.	Offic
Icc	Power supply current (Vcc = 2.2 to 2.7 V) Single-chip mode, output pins are open.	High-speed clock mode	XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	3.5	_	mA
	other pins are Vss		XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.5	_	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 5 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	3.5	_	mA
		mode	XIN clock off High-speed on-chip oscillator on fOCO = 5 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.5	_	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	_	100	230	μА
		H Lc W P,	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	22	60	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	20	55	μА
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	0.7	3.0	μΑ
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	1.1	-	μА

Timing requirements

(Unless Otherwise Specified: Vcc = 2.2 V, Vss = 0 V at $Topr = 25^{\circ}C$) [Vcc = 2.2 V]

Table 5.28 XIN Input

Symbol	Parameter	Stan	Standard	
Symbol	Faranietei	Min.	Max.	Unit
tc(XIN)	XIN input cycle time	200	-	ns
twh(xin)	XIN input "H" width	90	-	ns
twl(XIN)	XIN input "L" width	90	-	ns




Figure 5.12 XIN Input Timing Diagram when Vcc = 2.2 V

Table 5.29 TRAIO Input

Symbol	Parameter	Standard	Unit		
Symbol	Falanielei	Min.	Max.	Offic	
tc(TRAIO)	TRAIO input cycle time	500	=	ns	
tWH(TRAIO)	TRAIO input "H" width	200	=	ns	
tWL(TRAIO)	TRAIO input "L" width	200	-	ns	




Figure 5.13 TRAIO Input Timing Diagram when Vcc = 2.2 V

REVISION HISTORY

R8C/2K Group, R8C/2L Group Datasheet

Rev.	Date		Description
IXEV.	Date	Page	Summary
0.10	Jul 20, 2007	_	First Edition issued
1.00	Nov 07, 2007	All pages	"Preliminary" deleted
		3, 5	Table 1.2, Table 1.4;
			Current consumption: "TBD" \rightarrow "Typ. 10 mA" "Typ. 6 mA" "Typ. 2.0 μ A" "Typ. 0.7 μ A" revised
		6, 7	Table 1.5, Table 1.6 revised
			Figure 1.1, Figure 1.2; ROM number "XXX" added, NOTE1 added
		20	Table 4.4 "005Fh" "006Fh" "007Fh" "008Fh" added
		24	Table 5.2 NOTE2 revised
		32, 33	Table 5.14, Table 5.15 revised
		37, 41	Table 5.21, Table 5.27 revised
1.10	Dec 21, 2007	3, 5	Table 1.2, Table 1.4; revised, NOTE2 added
		6, 7	Figure 1.1, Figure 1.2; "Y: Operating ambient", NOTE1 added
		15, 16	Figure 3.1, Figure 3.2; "Expanded area" deleted
		17	Table 4.1 "002Ch" added, "003Bh" "003Ch" "003Dh" deleted
		20	Table 4.4 "00D4h" "00D6h" revised
		22	Table 4.6 "0143h" revised
		24	5. "The electrical characteristics" added
		31	Table 5.10 Symbol "fOCO40M": Parameter added, NOTE4 added

All trademarks and registered trademarks are the property of their respective owners.