

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	LINbus, SIO, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	25
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 5.5V
Data Converters	A/D 9x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f212l4sdfp-x6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# R8C/2K Group, R8C/2L Group RENESAS MCU

REJ03B0219-0110 Rev.1.10 Dec 21, 2007

# 1. Overview

### 1.1 Features

The R8C/2K Group and R8C/2L Group of single-chip MCUs incorporates the R8C/Tiny Series CPU core, employing sophisticated instructions for a high level of efficiency. With 1 Mbyte of address space, and it is capable of executing instructions at high speed. In addition, the CPU core boasts a multiplier for high-speed operation processing.

Power consumption is low, and the supported operating modes allow additional power control. These MCUs also use an anti-noise configuration to reduce emissions of electromagnetic noise and are designed to withstand EMI. Integration of many peripheral functions, including multifunction timer and serial interface, reduces the number of system components.

Furthermore, the R8C/2L Group has on-chip data flash (1 KB  $\times$  2 blocks).

The difference between the R8C/2K Group and R8C/2L Group is only the presence or absence of data flash. Their peripheral functions are the same.

# 1.1.1 Applications

Electronic household appliances, office equipment, audio equipment, consumer equipment, etc.



Page 1 of 45

# 1.1.2 Specifications

Tables 1.1 and 1.2 outlines the Specifications for R8C/2K Group and Tables 1.3 and 1.4 outlines the Specifications for R8C/2L Group.

Table 1.1 Specifications for R8C/2K Group (1)

Item	Function	Specification
CPU	Central processing	R8C/Tiny series core
	unit	Number of fundamental instructions: 89
		Minimum instruction execution time:
		50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V)
		100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V)
		200 ns (f(XIN) = 5 MHz, VCC = 2.2 to 5.5 V)
		Multiplier: 16 bits × 16 bits → 32 bits
		<ul> <li>Multiply-accumulate instruction: 16 bits x 16 bits + 32 bits → 32 bits</li> </ul>
		Operation mode: Single-chip mode (address space: 1 Mbyte)
Memory	ROM, RAM	Refer to Table 1.5 Product List for R8C/2K Group.
Power Supply	Voltage detection	Power-on reset
Voltage	circuit	Voltage detection 3
Detection		
I/O Ports	Programmable I/O	Input-only: 3 pins
	ports	CMOS I/O ports: 25, selectable pull-up resistor
		High current drive ports: 8
Clock	Clock generation	2 circuits: XIN clock oscillation circuit (with on-chip feedback resistor),
	circuits	On-chip oscillator (high-speed, low-speed)
		(high-speed on-chip oscillator has a frequency adjustment function)
		Oscillation stop detection: XIN clock oscillation stop detection function
		• Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16
		• Low power consumption modes:
		Standard operating mode (high-speed clock, high-speed on-chip oscillator,
		low-speed on-chip oscillator), wait mode, stop mode
Interrupts		External: 4 sources, Internal: 15 sources, Software: 4 sources
monapio		Priority levels: 7 levels
Watchdog Tim	er	15 bits × 1 (with prescaler), reset start selectable
Timer	Timer RA	8 bits × 1 (with 8-bit prescaler)
111101		Timer mode (period timer), pulse output mode (output level inverted every
		period), event counter mode, pulse width measurement mode, pulse period
		measurement mode
	Timer RB	8 bits x 1 (with 8-bit prescaler)
		Timer mode (period timer), programmable waveform generation mode (PWM
		output), programmable one-shot generation mode, programmable wait one-
		shot generation mode
	Timer RC	16 bits x 1 (with 4 capture/compare registers)
		Timer mode (input capture function, output compare function), PWM mode
		(output 3 pins), PWM2 mode (PWM output pin)
	Timer RD	16 bits × 2 (with 4 capture/compare registers)
		Timer mode (input capture function, output compare function), PWM mode
		(output 6 pins), reset synchronous PWM mode (output three-phase
		waveforms (6 pins), sawtooth wave modulation), complementary PWM mode
		(output three-phase waveforms (6 pins), triangular wave modulation), PWM3
		mode (PWM output 2 pins with fixed period)

Specifications for R8C/2L Group (2) Table 1.4

Item	Function	Specification
Serial	UARTO, UART2	Clock synchronous serial I/O/UART x 2
Interface	,	
LIN Module		Hardware LIN: 1 (timer RA, UART0)
A/D Converter		10-bit resolution × 9 channels, includes sample and hold function
Flash Memory		Programming and erasure voltage: VCC = 2.7 to 5.5 V
		<ul> <li>Programming and erasure endurance: 10,000 times (data flash)</li> </ul>
		1,000 times (program ROM)
		Program security: ROM code protect, ID code check
		Debug functions: On-chip debug, on-board flash rewrite function
Operating Frequency/Supply Voltage    f(XIN) = 20 MHz (VCC = 3.0 to 5.5 V)		f(XIN) = 20 MHz (VCC = 3.0 to 5.5 V) f(XIN) = 10 MHz (VCC = 2.7 to 5.5 V) f(XIN) = 5 MHz (VCC = 2.2 to 5.5 V) (VCC = 2.7 to 5.5 V for A/D converter only)
Current consu	mption	Typ. 10 mA (VCC = 5.0 V, f(XIN) = 20 MHz) Typ. 6 mA (VCC = 3.0 V, f(XIN) = 10 MHz) Typ. 23 $\mu$ A (VCC = 3.0 V, wait mode, low-speed on-chip oscillator used) Typ. 0.7 $\mu$ A (VCC = 3.0 V, stop mode)
Operating Ambient Temperature		-20 to 85°C (N version) -40 to 85°C (D version) <sup>(1)</sup> -20 to 105°C (Y version) <sup>(2)</sup>
Package		32-pin LQFP • Package code: PLQP0032GB-A (previous code: 32P6U-A)

- 1. Specify the D version if D version functions are to be used.
- 2. Please contact Renesas Technology sales offices for the Y version.

# 1.3 Block Diagram

Figure 1.3 shows a Block Diagram.




Figure 1.3 Block Diagram

# 1.4 Pin Assignment

Figure 1.4 shows the Pin Assignment (Top View). Table 1.7 outlines the Pin Name Information by Pin Number.




Figure 1.4 Pin Assignment (Top View)

# 1.5 Pin Functions

Table 1.8 lists Pin Functions.

Table 1.8 Pin Functions

Item	Pin Name	I/O Type	Description
Power supply input	VCC, VSS	_	Apply 2.2 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.
Analog power supply input	AVCC, AVSS	-	Power supply for the A/D converter. Connect a capacitor between AVCC and AVSS.
Reset input	RESET	I	Input "L" on this pin resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
XIN clock input	XIN	I	These pins are provided for XIN clock generation circuit I/O.  Connect a ceramic resonator or a crystal oscillator between
XIN clock output	XOUT	0	the XIN and XOUT pins <sup>(1)</sup> . To use an external clock, input it to the XIN pin and leave the XOUT pin open.
INT interrupt input	ĪNTO, ĪNT1, ĪNT3	I	INT interrupt input pins. INT0 is timer RB, timer RC and timer RD input pins.
Key input interrupt	KI0 to KI3	I	Key input interrupt input pins
Timer RA	TRAIO	I/O	Timer RA I/O pin
Timer RB	TRBO	0	Timer RB output pin
Timer RC	TRCCLK	I	External clock input pin
	TRCTRG	I	External trigger input pin
	TRCIOA, TRCIOB, TRCIOC, TRCIOD	I/O	Timer RC I/O pins
Timer RD	TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1	I/O	Timer RD I/O pins
	TRDCLK	I	External clock input pin
Serial interface	CLK0, CLK2	I/O	Transfer clock I/O pins
	RXD0, RXD2	I	Serial data input pins
	TXD0, TXD2	0	Serial data output pins
Reference voltage input	VREF	I	Reference voltage input pin to A/D converter
A/D converter	AN2, AN4 to AN11	I	Analog input pins to A/D converter
I/O port	P0_0 to P0_3, P0_5, P1_0 to P1_7, P2_0 to P2_7, P3_3 to P3_5, P4_5,	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually.  Any port set to input can be set to use a pull-up resistor or not by a program.  P2_0 to P2_7 also function as LED drive ports.
Input port	P4_2, P4_6, P4_7	I	Input-only ports

I: Input

O: Output

I/O: Input and output

NOTE:

1. Refer to the oscillator manufacturer for oscillation characteristics.

#### 2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

#### 2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32bit address register (A1A0).

#### 2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

#### 2.4 **Interrupt Table Register (INTB)**

INTB is a 20-bit register that indicates the start address of an interrupt vector table.

#### 2.5 **Program Counter (PC)**

PC is 20 bits wide and indicates the address of the next instruction to be executed.

#### 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP, and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

#### 2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

#### 2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

#### 2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

#### 2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

#### 2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

#### 2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

#### 2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

#### 2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.



SFR Information (2)<sup>(1)</sup> Table 4.2

Address	Register	Symbol	After reset
0040h			
0041h			
0042h			
0043h			
0044h			
0045h			
0046h			
0047h	Timer RC Interrupt Control Register	TRCIC	XXXXX000b
0048h	Timer RD0 Interrupt Control Register	TRD0IC	XXXXX000b
0049h	Timer RD1 Interrupt Control Register	TRD1IC	XXXXX000b
004Ah			
004Bh	UART2 Transmit Interrupt Control Register	S2TIC	XXXXX000b
004Ch	UART2 Receive Interrupt Control Register	S2RIC	XXXXX000b
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXX000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
004Eh	77B GOTTVETSION INTERTUPE GOTTLOT REGISTER	7.BIO	7000000000
0050h		+	
0050H	UART0 Transmit Interrupt Control Register	SOTIC	XXXXX000b
0051h	UARTO Transmit interrupt Control Register	SORIC	XXXXX000b
0052H	Oractio receive interrupt Control register	SUNIC	AAAAA000D
0053h			
0054n 0055h			
0056h	Timor PA Interrupt Control Pogister	TRAIC	XXXXX000b
	Timer RA Interrupt Control Register	TRAIC	AAAAAUUD
0057h	Times DD Intervent Control Degister	TDDIO	VVVVVOCCE
0058h	Timer RB Interrupt Control Register	TRBIC	XXXXX000b
0059h	INT1 Interrupt Control Register	INT1IC	XX00X000b
005Ah	INT3 Interrupt Control Register	INT3IC	XX00X000b
005Bh			
005Ch			
005Dh	INT0 Interrupt Control Register	INT0IC	XX00X000b
005Eh			
005Fh			
0060h			
0061h			
0062h			
0063h			
0064h			
0065h			
0066h			
0067h			
0068h			
0069h			
006Ah		1	
006Bh		1	
006Ch		1	
006Dh			
006Eh		1	
006Fh			
0070h		<u> </u>	<u> </u>
0071h		<u> </u>	<u> </u>
0071h		+	
0072h		+	
0074h		-	
0075h			-
0075h		+	+
0077h		+	+
007711 0078h			
0078h			
0079h			
007Bh			
007Ch			
007Dh			
007Eh			
007Fh	1	1	1

X: Undefined
NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

SFR Information (3)<sup>(1)</sup> Table 4.3

Address	Register	Symbol	After reset
0080h	rtegister	Gymbol	Aitel Teset
0081h			
0081H			
0082h			
0084h			
0085h			
0086h			
0087h 0088h			
0089h			
008Ah			
008Bh			
008Ch			
008Dh			
008Eh			
008Fh			
0090h			
0091h			
0092h			
0093h			
0094h			
0095h			
0096h			
0097h			
0098h			
0099h			
009Ah			
009Bh			
009Ch			
009Dh			
009Eh			
009Fh			
00A0h	UART0 Transmit/Receive Mode Register	U0MR	00h
00A1h	UART0 Bit Rate Register	U0BRG	XXh
00A2h	UART0 Transmit Buffer Register	U0TB	XXh
		0010	70/01
00A3h		0016	XXh
00A3h 00A4h	UART0 Transmit/Receive Control Register 0	U0C0	XXh 00001000b
00A3h 00A4h	UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1		XXh 00001000b 00000010b
00A3h	UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0	XXh 00001000b 00000010b XXh
00A3h 00A4h 00A5h 00A6h 00A7h	UART0 Transmit/Receive Control Register 0	U0C0 U0C1	XXh 00001000b 00000010b
00A3h 00A4h 00A5h 00A6h 00A7h 00A8h	UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh 00001000b 00000010b XXh
00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h	UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh 00001000b 00000010b XXh
00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h	UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh 00001000b 00000010b XXh
00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh	UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh 00001000b 00000010b XXh
00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh	UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh 00001000b 00000010b XXh
00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh	UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh 00001000b 00000010b XXh
00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh	UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh 00001000b 00000010b XXh
00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ADh	UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh 00001000b 00000010b XXh
00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ADh	UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh 00001000b 00000010b XXh
00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ADh 00AEh 00AFh	UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh 00001000b 00000010b XXh
00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ADh 00AEh 00AEh 00B1h	UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh 00001000b 00000010b XXh
00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ADh 00AEh 00AEh 00B1h	UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh 00001000b 00000010b XXh
00A3h 00A4h 00A5h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ADh 00AFh 00B0h 00B1h 00B2h	UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh 00001000b 00000010b XXh
00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ACh 00ACh 00ACh 00AFh 00B1h 00B2h 00B3h	UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh 00001000b 00000010b XXh
00A3h 00A4h 00A5h 00A6h 00A6h 00A7h 00A8h 00A9h 00AAh 00ACh 00ACh 00ACh 00B1h 00B2h 00B2h 00B3h	UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh 00001000b 00000010b XXh
00A3h 00A4h 00A5h 00A6h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00AFh 00B6h 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h	UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh 00001000b 00000010b XXh
00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00AEh 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B7h	UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh 00001000b 00000010b XXh
00A3h 00A4h 00A5h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h	UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh 00001000b 00000010b XXh
00A3h 00A4h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00AFh 00B6h 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h 00B9h	UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh 00001000b 00000010b XXh
00A3h 00A4h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ACh 00ACh 00ACh 00ACh 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B6h 00B7h 00B8h 00B9h	UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh 00001000b 00000010b XXh
00A3h 00A4h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00ACh 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h 00B8h 00B8h	UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh 00001000b 00000010b XXh
00A3h 00A4h 00A5h 00A6h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00B1h 00B1h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h 00B8h 00BAh 00BBh	UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh 00001000b 00000010b XXh
00A3h 00A4h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h 00B9h 00BAh 00BAh 00BAh	UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh 00001000b 00000010b XXh
00A3h 00A4h 00A5h 00A6h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ACh 00ACh 00B1h 00B2h 00B3h 00B5h 00B6h 00B7h 00B8h 00B8h 00B8h 00B8h 00B8h	UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1	U0C0 U0C1	XXh 00001000b 00000010b XXh

X: Undefined
NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

SFR Information (4)<sup>(1)</sup> Table 4.4

Address	Register	Symbol	After reset
00C0h	A/D Register	AD	XXh
00C1h	<u>]                                    </u>		XXh
00C2h			
00C3h			
00C4h			
00C5h			
00C6h			
00C7h			
00C8h			
00C9h			
00CAh			
00CBh			
00CCh			
00CDh			
00CEh			
00CFh			
00D0h			
00D1h			
00D111	+		+
00D2H			+
00D3H	A/D Control Register 2	ADCON2	00h
00D4h	A/D CONTROL Negister 2	ADCONZ	0011
00D5fi	A/D Control Register 0	ADCON0	00h
00D6h	A/D Control Register 0  A/D Control Register 1	ADCON0 ADCON1	00h
00D7h	A/D Control Megister 1	ADCONT	0011
00D8h			
00DAh 00DBh			
00DCh			
00DDh			
00DEh			
00DFh			
00E0h	Port P0 Register	P0	XXh
00E1h	Port P1 Register	P1	XXh
00E2h	Port P0 Direction Register	PD0	00h
00E3h	Port P1 Direction Register	PD1	00h
00E4h	Port P2 Register	P2	XXh
00E5h	Port P3 Register	P3	XXh
00E6h	Port P2 Direction Register	PD2	00h
00E7h	Port P3 Direction Register	PD3	00h
00E8h	Port P4 Register	P4	XXh
00E9h			
00EAh	Port P4 Direction Register	PD4	00h
00EBh	, i		
00ECh			
00EDh			
00EEh			<del></del>
00EFh			<del></del>
00F0h			
00F1h			<del></del>
00F2h			
00F3h			
00F4h	Port P2 Drive Capacity Control Register	P2DRR	00h
00F4H	Pin Select Register 1	PINSR1	XXh
00F6h	Pin Select Register 2	PINSR2	XXh
00F6fi	Pin Select Register 3	PINSR2 PINSR3	XXh
	Port Mode Register		
00F8h		PMR	00h
00F9h	External Input Enable Register	INTEN	00h
00FAh	INT Input Filter Select Register	INTF	00h
00FBh	Key Input Enable Register	KIEN	00h
00FCh	Pull-Up Control Register 0	PUR0	00h
00FDh	Pull-Up Control Register 1	PUR1	XX000000b
00FEh 00FFh			

X: Undefined
NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

SFR Information (5)<sup>(1)</sup> Table 4.5

Address	Register	Symbol	After reset
0100h	Timer RA Control Register	TRACR	00h
0100h	Timer RA I/O Control Register	TRAIOC	00h
010111 0102h	Timer RA Mode Register	TRAMR	00h
0103h	Timer RA Prescaler Register	TRAPRE	FFh
0104h	Timer RA Register	TRA	FFh
0105h	LIN Control Register 2	LINCR2	00h
0106h	LIN Control Register	LINCR	00h
0107h	LIN Status Register	LINST	00h
0108h	Timer RB Control Register	TRBCR	00h
0109h	Timer RB One-Shot Control Register	TRBOCR	00h
010Ah	Timer RB I/O Control Register	TRBIOC	00h
010Bh	Timer RB Mode Register	TRBMR	00h
010Ch	Timer RB Prescaler Register	TRBPRE	FFh
010Dh	Timer RB Secondary Register	TRBSC	FFh
010Eh	Timer RB Primary Register	TRBPR	FFh
	Timer RB Primary Register	IRBPR	FFN
010Fh			
0110h			
0111h			
0112h			
0113h			
0114h			
0115h			
0116h			
0117h		+	
0118h		+	
0119h			
011Ah			
011Bh			
-			
011Ch			
011Dh			
011Eh			
011Fh			
0120h	Timer RC Mode Register	TRCMR	01001000b
0121h	Timer RC Control Register 1	TRCCR1	00h
0122h	Timer RC Interrupt Enable Register	TRCIER	01110000b
0123h	Timer RC Status Register	TRCSR	01110000b
0124h	Timer RC I/O Control Register 0	TRCIOR0	10001000b
0125h	Timer RC I/O Control Register 1	TRCIOR1	10001000b
0126h	Timer RC Counter	TRC	00h
0120H	Time No Counter	TINO	00h
0127H	Timer RC General Register A	TRCGRA	FFh
0128h	Tilliel RC Gellelal Registel A	IRCGRA	
		TDOODD	FFh
012Ah	Timer RC General Register B	TRCGRB	FFh
012Bh			FFh
012Ch	Timer RC General Register C	TRCGRC	FFh
012Dh		<u> </u>	FFh
012Eh	Timer RC General Register D	TRCGRD	FFh
012Fh			FFh
0130h	Timer RC Control Register 2	TRCCR2	00011111b
0131h	Timer RC Digital Filter Function Select Register	TRCDF	00h
0132h	Timer RC Output Master Enable Register	TRCOER	01111111b
0133h	. 1	1	-
	1	+	
0134h			
0134h 0135h			
0135h			
0135h 0136h	Timor PD Start Pagistar	TENSTE	11111100b
0135h 0136h 0137h	Timer RD Start Register	TRDSTR	11111100b
0135h 0136h 0137h 0138h	Timer RD Mode Register	TRDMR	00001110b
0135h 0136h 0137h 0138h 0139h	Timer RD Mode Register Timer RD PWM Mode Register	TRDMR TRDPMR	00001110b 10001000b
0135h 0136h 0137h 0138h 0139h 013Ah	Timer RD Mode Register Timer RD PWM Mode Register Timer RD Function Control Register	TRDMR TRDPMR TRDFCR	00001110b 10001000b 10000000b
0135h 0136h 0137h 0138h 0139h 013Ah 013Bh	Timer RD Mode Register Timer RD PWM Mode Register Timer RD Function Control Register Timer RD Output Master Enable Register 1	TRDMR TRDPMR TRDFCR TRDOER1	00001110b 10001000b 10000000b FFh
0135h 0136h 0137h 0138h 0139h 013Ah 013Bh 013Ch	Timer RD Mode Register Timer RD PWM Mode Register Timer RD Function Control Register Timer RD Output Master Enable Register 1 Timer RD Output Master Enable Register 2	TRDMR TRDPMR TRDFCR TRDOER1 TRDOER2	00001110b 10001000b 10000000b FFh 01111111b
0135h 0136h 0137h 0138h 0139h 013Ah 013Bh	Timer RD Mode Register Timer RD PWM Mode Register Timer RD Function Control Register Timer RD Output Master Enable Register 1 Timer RD Output Master Enable Register 2 Timer RD Output Control Register	TRDMR TRDPMR TRDFCR TRDOER1 TRDOER2 TRDOCR	00001110b 10001000b 10000000b FFh
0135h 0136h 0137h 0138h 0139h 013Ah 013Bh 013Ch	Timer RD Mode Register Timer RD PWM Mode Register Timer RD Function Control Register Timer RD Output Master Enable Register 1 Timer RD Output Master Enable Register 2	TRDMR TRDPMR TRDFCR TRDOER1 TRDOER2	00001110b 10001000b 10000000b FFh 01111111b
0135h 0136h 0137h 0138h 0139h 013Ah 013Bh 013Ch 013Dh	Timer RD Mode Register Timer RD PWM Mode Register Timer RD Function Control Register Timer RD Output Master Enable Register 1 Timer RD Output Master Enable Register 2 Timer RD Output Control Register	TRDMR TRDPMR TRDFCR TRDOER1 TRDOER2 TRDOCR	00001110b 10001000b 10000000b FFh 01111111b

NOTE:

1. The blank regions are reserved. Do not access locations in these regions

# 5. Electrical Characteristics

The electrical characteristics of N version (Topr =  $-20^{\circ}$ C to  $85^{\circ}$ C) and D version (Topr =  $-40^{\circ}$ C to  $85^{\circ}$ C) are listed below.

Please contact Renesas Technology sales offices for the electrical characteristics in the Y version (Topr =  $-20^{\circ}$ C to  $105^{\circ}$ C).

Table 5.1 Absolute Maximum Ratings

Symbol	Parameter	Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage		-0.3 to 6.5	V
Vı	Input voltage		-0.3 to Vcc + 0.3	V
Vo	Output voltage		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	Topr = 25°C	500	mW
Topr	Operating ambient temperature		-20 to 85 (N version) / -40 to 85 (D version)	°C
Tstg	Storage temperature		-65 to 150	°C

**Recommended Operating Conditions** Table 5.2

Symbol		Parameter	Conditions		Standard		Unit
Symbol	'	rafametei	Conditions	Min.	Тур.	Max.	Oill
Vcc	Supply voltage			2.2	-	5.5	V
AVcc	Supply voltage			2.7	-	5.5	
Vss/AVss	Supply voltage			-	0	-	V
VIH	Input "H" voltage			0.8 Vcc	_	Vcc	V
VIL	Input "L" voltage			0	_	0.2 Vcc	V
IOH(sum)	Peak sum output "H" current	Sum of all pins IOH(peak)		=	=	-160	mA
IOH(sum)	Average sum output "H" current	Sum of all pins IOH(avg)		-	_	-80	mA
IOH(peak)	Peak output "H"	Except P2_0 to P2_7		_	_	-10	mA
	current	P2_0 to P2_7		-	-	-40	mA
IOH(avg)	Average output	Except P2_0 to P2_7		-	-	-5	mA
	"H" current	P2_0 to P2_7		_	=	-20	mA
IOL(sum)	Peak sum output "L" currents	Sum of all pins IOL(peak)		-	-	160	mA
IOL(sum)	Average sum output "L" currents	Sum of all pins IOL(avg)		-	-	80	mA
IOL(peak)	Peak output "L"	Except P2_0 to P2_7		-	-	10	mA
	currents	P2_0 to P2_7		-	=	40	mA
IOL(avg)	Average output	Except P2_0 to P2_7		-	=	5	mA
	"L" current	P2_0 to P2_7		-	=	20	mA
f(XIN)	XIN clock input osc	cillation frequency	3.0 V ≤ Vcc ≤ 5.5 V	0	_	20	MHz
	·		2.7 V ≤ Vcc < 3.0 V	0	-	10	MHz
			2.2 V ≤ Vcc < 2.7 V	0	=	5	MHz
_	System clock	OCD2 = 0	3.0 V ≤ Vcc ≤ 5.5 V	0	=	20	MHz
		XIN clock selected	2.7 V ≤ Vcc < 3.0 V	0	=	10	MHz
			2.2 V ≤ Vcc < 2.7 V	0	=	5	MHz
		OCD2 = 1 On-chip oscillator clock selected	FRA01 = 0 Low-speed on-chip oscillator clock selected	-	125	=	kHz
		SSIGGE	FRA01 = 1 High-speed on-chip oscillator clock selected 3.0 V ≤ Vcc ≤ 5.5 V	_	-	20	MHz
			FRA01 = 1 High-speed on-chip oscillator clock selected 2.7 V ≤ Vcc ≤ 5.5 V	_	-	10	MHz
			FRA01 = 1 High-speed on-chip oscillator clock selected 2.2 V ≤ Vcc ≤ 5.5 V	_	=	5	MHz

Vcc = 2.2 to 5.5 V at T<sub>opr</sub> = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
 The average output current indicates the average value of current measured during 100 ms.

Table 5.5 Flash Memory (Data flash Block A, Block B) Electrical Characteristics(4)

Symbol	Parameter	Conditions		Unit		
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Offic
_	Program/erase endurance <sup>(2)</sup>		10,000(3)	-	-	times
_	Byte program time (program/erase endurance ≤ 1,000 times)		_	50	400	μS
_	Byte program time (program/erase endurance > 1,000 times)		_	65	_	μS
_	Block erase time (program/erase endurance ≤ 1,000 times)		_	0.2	9	S
_	Block erase time (program/erase endurance > 1,000 times)		_	0.3	-	S
td(SR-SUS)	Time delay from suspend request until suspend		=	-	97+CPU clock × 6 cycles	μS
_	Interval from erase start/restart until following suspend request		650	-	_	μS
_	Interval from program start/restart until following suspend request		0	-	-	ns
_	Time from suspend until program/erase restart		_	-	3+CPU clock × 4 cycles	μS
-	Program, erase voltage		2.7	_	5.5	V
_	Read voltage		2.2	_	5.5	V
=	Program, erase temperature		-20 <sup>(8)</sup>	-	85	°C
_	Data hold time <sup>(9)</sup>	Ambient temperature = 55 °C	20	_	-	year

- 1. Vcc = 2.7 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 100 or 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

- Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- Standard of block A and block B when program and erase endurance exceeds 1,000 times. Byte program time to 1,000 times is the same as that in program ROM.
- 5. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erase count of each block and limit the number of erase operations to a certain number.
- 6. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 7. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 8. -40°C for D version.
- 9. The data hold time includes time that the power supply is off or the clock is not supplied.




Figure 5.2 Time delay until Suspend

Table 5.6 Voltage Detection 0 Circuit Electrical Characteristics

Symbol	Parameter	Condition	Standard			Unit
Symbol	Farameter	Condition	Min.	Тур.	Max.	Offic
Vdet0	Voltage detection level		2.2	2.3	2.4	V
-	Voltage detection circuit self power consumption	VCA25 = 1, Vcc = 5.0 V	-	0.9	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts <sup>(2)</sup>		=	=	300	μS
Vccmin	MCU operating voltage minimum value		2.2	=	=	V

- 1. The measurement condition is Vcc = 2.2 to 5.5 V and Topr = -20 to  $85^{\circ}C$  (N version) / -40 to  $85^{\circ}C$  (D version).
- 2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.

Table 5.7 Voltage Detection 1 Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Syllibol	Farameter	Condition	Min.	Тур.	Max.	Offic
Vdet1	Voltage detection level <sup>(4)</sup>		2.70	2.85	3.00	V
=	Voltage monitor 1 interrupt request generation time <sup>(2)</sup>		-	40	_	μS
=	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	=	0.6	=	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts <sup>(3)</sup>		-	-	100	μS

### NOTES:

- 1. The measurement condition is Vcc = 2.2 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version).
- 2. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1.
- 3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.
- 4. This parameter shows the voltage detection level when the power supply drops. The voltage detection level when the power supply rises is higher than the voltage detection level when the power supply drops by approximately 0.1 V.

Table 5.8 Voltage Detection 2 Circuit Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Farameter	Condition	Min.	Тур.	Max.	Offic
Vdet2	Voltage detection level		3.3	3.6	3.9	V
-	Voltage monitor 2 interrupt request generation time <sup>(2)</sup>		_	40	_	μS
=	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	=	0.6	=	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts <sup>(3)</sup>		=	=	100	μ\$


- 1. The measurement condition is Vcc = 2.2 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version).
- $2. \quad \text{Time until the voltage monitor 2 interrupt request is generated after the voltage passes $V_{\text{det}2}$.}$
- 3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.



Table 5.9	Power-on Reset Circuit.	<b>Voltage Monitor 0 Reset Electrical Characteristics</b> (3)
		Total go mornior o modern Endouncem on an action control

Symbol	Parameter	Condition		Unit		
Symbol	Faianetei	Condition	Min.	Тур.	Max.	Offic
Vpor1	Power-on reset valid voltage <sup>(4)</sup>		_	-	0.1	V
Vpor2	Power-on reset or voltage monitor 0 reset valid voltage		0	_	Vdet0	V
trth	External power Vcc rise gradient(2)		20	_	_	mV/msec

- 1. The measurement condition is  $T_{\text{opr}} = -20$  to  $85^{\circ}\text{C}$  (N version) / -40 to  $85^{\circ}\text{C}$  (D version), unless otherwise specified.
- 2. This condition (external power Vcc rise gradient) does not apply if Vcc ≥ 1.0 V.
- 3. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVD0ON bit in the OFS register to 0, the VW0C0 and VW0C6 bits in the VW0C register to 1 respectively, and the VCA25 bit in the VCA2 register to 1.
- 4. tw(por1) indicates the duration the external power Vcc must be held below the effective voltage (Vpor1) to enable a power on reset. When turning on the power for the first time, maintain tw(por1) for 30 s or more if  $-20^{\circ}\text{C} \le T_{opr} \le 85^{\circ}\text{C}$ , maintain tw(por1) for 3,000 s or more if  $-40^{\circ}\text{C} \le T_{opr} < -20^{\circ}\text{C}$ .



- 1. When using the voltage monitor 0 digital filter, ensure that the voltage is within the MCU operation voltage range (2.2 V or above) during the sampling time.
- 2. The sampling clock can be selected. Refer to 6. Voltage Detection Circuit for details.
- 3. Vdeto indicates the voltage detection level of the voltage detection 0 circuit. Refer to 6. Voltage Detection Circuit for details.

Figure 5.3 Reset Circuit Electrical Characteristics

Table 5.15 Electrical Characteristics (3) [Vcc = 5 V] (Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Doromotor		Condition		Standard			
Symbol	Parameter		Condition		Тур.	Max.	Unit	
current (Vcc = 3.3 to 5.5 V) Single-chip mode, output pins are open, other pins are Vss	current (Vcc = 3.3 to 5.5 V) Single-chip mode, output pins are	Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	25	75	μА	
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	23	60	μА	
	Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	0.8	3.0	μА		
		XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	1.2	-	μА		

Table 5.20 Electrical Characteristics (1) [Vcc = 3 V]

Symbol	Parameter		Condition		Standard			Unit
Symbol	Pal	ameter	Conc	Condition		Тур.	Max.	Unit
Vон	Output "H" voltage	Except P2_0 to P2_7, XOUT	IOH = −1 mA		Vcc - 0.5	_	Vcc	V
		P2_0 to P2_7	Drive capacity HIGH	Iон = −5 mA	Vcc - 0.5	=	Vcc	V
			Drive capacity LOW	Iон = −1 mA	Vcc - 0.5	=	Vcc	V
		XOUT	Drive capacity HIGH	Iон = -0.1 mA	Vcc - 0.5	_	Vcc	V
			Drive capacity LOW	IOH = -50 μA	Vcc - 0.5	_	Vcc	V
Vol. C	Output "L" voltage	Except P2_0 to P2_7, XOUT	IoL = 1 mA	•	-	_	0.5	V
		P2_0 to P2_7	Drive capacity HIGH	IOL = 5 mA	-	-	0.5	V
			Drive capacity LOW	IoL = 1 mA	-	_	0.5	V
		XOUT	Drive capacity HIGH	IOL = 0.1 mA	-	-	0.5	V
			Drive capacity LOW	IOL = 50 μA	-	_	0.5	V
VT+-VT-	Hysteresis	INT0, INT1, INT3, KI0, KI1, KI2, KI3, TRAIO, RXD0, RXD2, CLK0, CLK2		•	0.1	0.3	-	V
		RESET			0.1	0.4	-	V
lін	Input "H" current	1	VI = 3 V, Vcc = 3 V		_	_	4.0	μΑ
lı∟	Input "L" current	ut "L" current		V	-	=	-4.0	μΑ
RPULLUP	Pull-up resistance		VI = 0 V, Vcc = 3 V		66	160	500	kΩ
RfXIN	Feedback resistance	XIN			-	3.0	_	ΜΩ
VRAM	RAM hold voltage		During stop mode	e	1.8	_	_	V

<sup>1.</sup> Vcc = 2.7 to 3.3 V at Topr = -20 to  $85^{\circ}C$  (N version) / -40 to  $85^{\circ}C$  (D version), f(XIN) = 10 MHz, unless otherwise specified.

## **Timing requirements**

(Unless Otherwise Specified: Vcc = 3 V, Vss = 0 V at Topr = 25°C) [Vcc = 3 V]

Table 5.22 XIN Input

Symbol	Symbol Parameter		Standard		
Symbol			Max.	Unit	
tc(XIN)	XIN input cycle time	100	-	ns	
twh(xin)	XIN input "H" width	40	-	ns	
twl(xin)	XIN input "L" width	40	-	ns	




Figure 5.8 XIN Input Timing Diagram when Vcc = 3 V

Table 5.23 TRAIO Input

Cumbal	Symbol Parameter		Standard		
Symbol			Max.	Unit	
tc(TRAIO)	TRAIO input cycle time	300	=	ns	
tWH(TRAIO)	TRAIO input "H" width	120	=	ns	
tWL(TRAIO)	TRAIO input "L" width	120	-	ns	




Figure 5.9 TRAIO Input Timing Diagram when Vcc = 3 V

Table 5.27 Electrical Characteristics (2) [Vcc = 2.2 V]  $(Topr = -20 \text{ to } 85^{\circ}\text{C (N version)} / -40 \text{ to } 85^{\circ}\text{C (D version)}, \text{ unless otherwise specified.})$ 

Symbol	Parameter		Condition	;	Standar	d	Unit
Symbol	Farameter		Condition	Min.	Тур.	Max.	Offic
Icc	Power supply current (Vcc = 2.2 to 2.7 V) Single-chip mode, output pins are open.	High-speed clock mode	XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	3.5	_	mA
	other pins are Vss		XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.5	_	mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 5 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	3.5	_	mA
		mode	XIN clock off High-speed on-chip oscillator on fOCO = 5 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.5	_	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	_	100	230	μА
		High-sp Low-sp While a Periphe VCA27 VCA20 XIN clo High-sp Low-sp While a Periphe VCA27	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	22	60	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	20	55	μА
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	0.7	3.0	μΑ
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	1.1	-	μА