

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status | Obsolete |
| Core Processor | R8C |
| Core Size | 16-Bit |
| Speed | 20MHz |
| Connectivity | LINbus, SIO, UART/USART |
| Peripherals | POR, PWM, Voltage Detect, WDT |
| Number of I/O | 25 |
| Program Memory Size | 16KB (16K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 1.5K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.2V ~ 5.5V |
| Data Converters | A/D 9x10b |
| Oscillator Type | Internal |
| Operating Temperature | -20°C ~ 105°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 32-LQFP |
| Supplier Device Package | 32-LQFP (7x7) |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f212l4syfp-v2 |

1. Overview

1.1 Features

The R8C/2K Group and R8C/2L Group of single-chip MCUs incorporates the R8C/Tiny Series CPU core, employing sophisticated instructions for a high level of efficiency. With 1 Mbyte of address space, and it is capable of executing instructions at high speed. In addition, the CPU core boasts a multiplier for high-speed operation processing.

Power consumption is low, and the supported operating modes allow additional power control. These MCUs also use an anti-noise configuration to reduce emissions of electromagnetic noise and are designed to withstand EMI.

Integration of many peripheral functions, including multifunction timer and serial interface, reduces the number of system components.

Furthermore, the R8C/2L Group has on-chip data flash (1 KB × 2 blocks).

The difference between the R8C/2K Group and R8C/2L Group is only the presence or absence of data flash. Their peripheral functions are the same.

1.1.1 Applications

Electronic household appliances, office equipment, audio equipment, consumer equipment, etc.

1.1.2 Specifications

Tables 1.1 and 1.2 outlines the Specifications for R8C/2K Group and Tables 1.3 and 1.4 outlines the Specifications for R8C/2L Group.

Table 1.1 Specifications for R8C/2K Group (1)

| Item | Function | Specification |
|--------------------------------|---------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| CPU | Central processing unit | R8C/Tiny series core <ul style="list-style-type: none"> • Number of fundamental instructions: 89 • Minimum instruction execution time: <ul style="list-style-type: none"> 50 ns ($f(XIN) = 20$ MHz, VCC = 3.0 to 5.5 V) 100 ns ($f(XIN) = 10$ MHz, VCC = 2.7 to 5.5 V) 200 ns ($f(XIN) = 5$ MHz, VCC = 2.2 to 5.5 V) • Multiplier: 16 bits \times 16 bits \rightarrow 32 bits • Multiply-accumulate instruction: 16 bits \times 16 bits + 32 bits \rightarrow 32 bits • Operation mode: Single-chip mode (address space: 1 Mbyte) |
| Memory | ROM, RAM | Refer to Table 1.5 Product List for R8C/2K Group . |
| Power Supply Voltage Detection | Voltage detection circuit | <ul style="list-style-type: none"> • Power-on reset • Voltage detection 3 |
| I/O Ports | Programmable I/O ports | <ul style="list-style-type: none"> • Input-only: 3 pins • CMOS I/O ports: 25, selectable pull-up resistor • High current drive ports: 8 |
| Clock | Clock generation circuits | 2 circuits: XIN clock oscillation circuit (with on-chip feedback resistor), On-chip oscillator (high-speed, low-speed) (high-speed on-chip oscillator has a frequency adjustment function) <ul style="list-style-type: none"> • Oscillation stop detection: XIN clock oscillation stop detection function • Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16 • Low power consumption modes: Standard operating mode (high-speed clock, high-speed on-chip oscillator, low-speed on-chip oscillator), wait mode, stop mode |
| Interrupts | | <ul style="list-style-type: none"> • External: 4 sources, Internal: 15 sources, Software: 4 sources • Priority levels: 7 levels |
| Watchdog Timer | | 15 bits \times 1 (with prescaler), reset start selectable |
| Timer | Timer RA | 8 bits \times 1 (with 8-bit prescaler) Timer mode (period timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode |
| | Timer RB | 8 bits \times 1 (with 8-bit prescaler) Timer mode (period timer), programmable waveform generation mode (PWM output), programmable one-shot generation mode, programmable wait one-shot generation mode |
| | Timer RC | 16 bits \times 1 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode (output 3 pins), PWM2 mode (PWM output pin) |
| | Timer RD | 16 bits \times 2 (with 4 capture/compare registers) Timer mode (input capture function, output compare function), PWM mode (output 6 pins), reset synchronous PWM mode (output three-phase waveforms (6 pins), sawtooth wave modulation), complementary PWM mode (output three-phase waveforms (6 pins), triangular wave modulation), PWM3 mode (PWM output 2 pins with fixed period) |

1.3 Block Diagram

Figure 1.3 shows a Block Diagram.




Figure 1.3 Block Diagram

Table 1.7 Pin Name Information by Pin Number

| Pin Number | Control Pin | Port | I/O Pin Functions for Peripheral Modules | | | |
|------------|-------------|------|------------------------------------------|------------------------|------------------|---------------|
| | | | Interrupt | Timer | Serial Interface | A/D Converter |
| 1 | VREF | P4_2 | | | | |
| 2 | MODE | | | | | |
| 3 | RESET | | | | | |
| 4 | XOUT | P4_7 | | | | |
| 5 | VSS/AVSS | | | | | |
| 6 | XIN | P4_6 | | | | |
| 7 | VCC/AVCC | | | | | |
| 8 | | P3_3 | INT3 | TRCCLK | | |
| 9 | | P2_7 | | TRDIOD1 | | |
| 10 | | P2_6 | | TRDIQC1 | | |
| 11 | | P2_5 | | TRDIOB1 | | |
| 12 | | P2_4 | | TRDIOA1 | | |
| 13 | | P2_3 | | TRDIOD0 | | |
| 14 | | P2_1 | | TRDIOB0 | | |
| 15 | | P2_2 | | TRDIQC0 | | |
| 16 | | P2_0 | | TRDIOA0/TRDCLK | | |
| 17 | | P4_5 | INT0 | | | |
| 18 | | P1_7 | INT1 | TRAIO | | |
| 19 | | P1_6 | | | CLK0 | |
| 20 | | P1_5 | (INT1) ⁽¹⁾ | (TRAIO) ⁽¹⁾ | RXD0 | |
| 21 | | P1_4 | | | TXD0 | |
| 22 | | P1_3 | KI3 | TRBO | | AN11 |
| 23 | | P1_2 | KI2 | TRCIOB | | AN10 |
| 24 | | P1_1 | KI1 | TRCIOA/TRCTRG | | AN9 |
| 25 | | P1_0 | KI0 | | | AN8 |
| 26 | | P3_4 | | TRCIQC | | |
| 27 | | P3_5 | | TRCIOD | | |
| 28 | | P0_5 | | | | AN2 |
| 29 | | P0_3 | | | CLK2 | AN4 |
| 30 | | P0_2 | | | RXD2 | AN5 |
| 31 | | P0_1 | | | TXD2 | AN6 |
| 32 | | P0_0 | | | | AN7 |

NOTE:

1. Can be assigned to the pin in parentheses by a program.

2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupts are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1.

The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has higher priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.

4. Special Function Registers (SFRs)

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.7 list the special function registers.

Table 4.1 SFR Information (1)(1)

| Address | Register | Symbol | After reset |
|---------|-----------------------------------------------------------|--------|------------------------------------------------------|
| 0000h | | | |
| 0001h | | | |
| 0002h | | | |
| 0003h | | | |
| 0004h | Processor Mode Register 0 | PM0 | 00h |
| 0005h | Processor Mode Register 1 | PM1 | 00h |
| 0006h | System Clock Control Register 0 | C0M0 | 01101000b |
| 0007h | System Clock Control Register 1 | C0M1 | 00100000b |
| 0008h | | | |
| 0009h | | | |
| 000Ah | Protect Register | PRCR | 00h |
| 000Bh | | | |
| 000Ch | Oscillation Stop Detection Register | OCD | 00000100b |
| 000Dh | Watchdog Timer Reset Register | WDTR | Xxh |
| 000Eh | Watchdog Timer Start Register | WDTS | Xxh |
| 000Fh | Watchdog Timer Control Register | WDC | 00X11111b |
| 0010h | Address Match Interrupt Register 0 | RMAD0 | 00h |
| 0011h | | | 00h |
| 0012h | | | 00h |
| 0013h | | | 00h |
| 0014h | Address Match Interrupt Register 1 | RMAD1 | 00h |
| 0015h | | | 00h |
| 0016h | | | 00h |
| 0017h | | | |
| 0018h | | | |
| 0019h | | | |
| 001Ah | | | |
| 001Bh | | | |
| 001Ch | Count Source Protection Mode Register | CSPR | 00h 10000000b ⁽⁶⁾ |
| 001Dh | | | |
| 001Eh | | | |
| 001Fh | | | |
| 0020h | | | |
| 0021h | | | |
| 0022h | | | |
| 0023h | High-Speed On-Chip Oscillator Control Register 0 | FRA0 | 00h |
| 0024h | High-Speed On-Chip Oscillator Control Register 1 | FRA1 | When shipping |
| 0025h | High-Speed On-Chip Oscillator Control Register 2 | FRA2 | 00h |
| 0026h | | | |
| 0027h | | | |
| 0028h | | | |
| 0029h | | | |
| 002Ah | | | |
| 002Bh | High-Speed On-Chip Oscillator Control Register 6 | FRA6 | When Shipping |
| 002Ch | High-Speed On-Chip Oscillator Control Register 7 | FRA7 | When Shipping |
| 0030h | | | |
| 0031h | Voltage Detection Register 1 ⁽²⁾ | VCA1 | 00001000b |
| 0032h | Voltage Detection Register 2 ⁽²⁾ | VCA2 | 00h ⁽³⁾ 00100000b ⁽⁴⁾ |
| 0033h | | | |
| 0034h | | | |
| 0035h | | | |
| 0036h | Voltage Monitor 1 Circuit Control Register ⁽⁵⁾ | VW1C | 00001000b |
| 0037h | Voltage Monitor 2 Circuit Control Register ⁽⁵⁾ | VW2C | 00h |
| 0038h | Voltage Monitor 0 Circuit Control Register ⁽²⁾ | VW0C | 0000X000b ⁽³⁾ 0100X001b ⁽⁴⁾ |
| 0039h | | | |
| 003Ah | | | |
| 003Eh | | | |
| 003Fh | | | |

X: Undefined

NOTES:

1. The blank regions are reserved. Do not access locations in these regions.
2. Software reset, watchdog timer reset, voltage monitor 1 reset, or voltage monitor 2 reset do not affect this register.
3. The LVDOON bit in the OFS register is set to 1 and hardware reset.
4. Power-on reset, voltage monitor 0 reset, or the LVDOON bit in the OFS register is set to 0 and hardware reset.
5. Software reset, watchdog timer reset, voltage monitor 1 reset, or voltage monitor 2 reset do not affect b2 and b3.
6. The CSPROINI bit in the OFS register is set to 0.

Table 4.3 SFR Information (3)⁽¹⁾

| Address | Register | Symbol | After reset |
|---------|-------------------------------------------|--------|-------------|
| 0080h | | | |
| 0081h | | | |
| 0082h | | | |
| 0083h | | | |
| 0084h | | | |
| 0085h | | | |
| 0086h | | | |
| 0087h | | | |
| 0088h | | | |
| 0089h | | | |
| 008Ah | | | |
| 008Bh | | | |
| 008Ch | | | |
| 008Dh | | | |
| 008Eh | | | |
| 008Fh | | | |
| 0090h | | | |
| 0091h | | | |
| 0092h | | | |
| 0093h | | | |
| 0094h | | | |
| 0095h | | | |
| 0096h | | | |
| 0097h | | | |
| 0098h | | | |
| 0099h | | | |
| 009Ah | | | |
| 009Bh | | | |
| 009Ch | | | |
| 009Dh | | | |
| 009Eh | | | |
| 009Fh | | | |
| 00A0h | UART0 Transmit/Receive Mode Register | U0MR | 00h |
| 00A1h | UART0 Bit Rate Register | U0BRG | XXh |
| 00A2h | UART0 Transmit Buffer Register | U0TB | XXh XXh |
| 00A3h | | | |
| 00A4h | UART0 Transmit/Receive Control Register 0 | U0C0 | 000001000b |
| 00A5h | UART0 Transmit/Receive Control Register 1 | U0C1 | 00000010b |
| 00A6h | UART0 Receive Buffer Register | U0RB | XXh XXh |
| 00A7h | | | |
| 00A8h | | | |
| 00A9h | | | |
| 00AAh | | | |
| 00ABh | | | |
| 00ACh | | | |
| 00ADh | | | |
| 00AEh | | | |
| 00AFh | | | |
| 00B0h | | | |
| 00B1h | | | |
| 00B2h | | | |
| 00B3h | | | |
| 00B4h | | | |
| 00B5h | | | |
| 00B6h | | | |
| 00B7h | | | |
| 00B8h | | | |
| 00B9h | | | |
| 00BAh | | | |
| 00BBh | | | |
| 00BCh | | | |
| 00BDh | | | |
| 00BEh | | | |
| 00BFh | | | |

X: Undefined

NOTE:

- The blank regions are reserved. Do not access locations in these regions.

Table 4.5 SFR Information (5)⁽¹⁾

| Address | Register | Symbol | After reset |
|---------|----------------------------------------------------|---------|-------------|
| 0100h | Timer RA Control Register | TRACR | 00h |
| 0101h | Timer RA I/O Control Register | TRAIOC | 00h |
| 0102h | Timer RA Mode Register | TRAMR | 00h |
| 0103h | Timer RA Prescaler Register | TRAPRE | FFh |
| 0104h | Timer RA Register | TRA | FFh |
| 0105h | LIN Control Register 2 | LINCR2 | 00h |
| 0106h | LIN Control Register | LINCR | 00h |
| 0107h | LIN Status Register | LINST | 00h |
| 0108h | Timer RB Control Register | TRBCR | 00h |
| 0109h | Timer RB One-Shot Control Register | TRBOCR | 00h |
| 010Ah | Timer RB I/O Control Register | TRBIOC | 00h |
| 010Bh | Timer RB Mode Register | TRBMR | 00h |
| 010Ch | Timer RB Prescaler Register | TRBPRE | FFh |
| 010Dh | Timer RB Secondary Register | TRBSC | FFh |
| 010Eh | Timer RB Primary Register | TRBPR | FFh |
| 010Fh | | | |
| 0110h | | | |
| 0111h | | | |
| 0112h | | | |
| 0113h | | | |
| 0114h | | | |
| 0115h | | | |
| 0116h | | | |
| 0117h | | | |
| 0118h | | | |
| 0119h | | | |
| 011Ah | | | |
| 011Bh | | | |
| 011Ch | | | |
| 011Dh | | | |
| 011Eh | | | |
| 011Fh | | | |
| 0120h | Timer RC Mode Register | TRCMR | 01001000b |
| 0121h | Timer RC Control Register 1 | TRCCR1 | 00h |
| 0122h | Timer RC Interrupt Enable Register | TRCIER | 01110000b |
| 0123h | Timer RC Status Register | TRCSR | 01110000b |
| 0124h | Timer RC I/O Control Register 0 | TRCIOR0 | 10001000b |
| 0125h | Timer RC I/O Control Register 1 | TRCIOR1 | 10001000b |
| 0126h | Timer RC Counter | TRC | 00h 00h |
| 0127h | | | |
| 0128h | Timer RC General Register A | TRCGRA | FFh FFh |
| 0129h | | | |
| 012Ah | Timer RC General Register B | TRCGRB | FFh FFh |
| 012Bh | | | |
| 012Ch | Timer RC General Register C | TRCGRC | FFh FFh |
| 012Dh | | | |
| 012Eh | Timer RC General Register D | TRCGRD | FFh FFh |
| 012Fh | | | |
| 0130h | Timer RC Control Register 2 | TRCCR2 | 00011111b |
| 0131h | Timer RC Digital Filter Function Select Register | TRCDF | 00h |
| 0132h | Timer RC Output Master Enable Register | TRCOER | 01111111b |
| 0133h | | | |
| 0134h | | | |
| 0135h | | | |
| 0136h | | | |
| 0137h | Timer RD Start Register | TRDSTR | 11111100b |
| 0138h | Timer RD Mode Register | TRDMR | 00001110b |
| 0139h | Timer RD PWM Mode Register | TRDPMR | 10001000b |
| 013Ah | Timer RD Function Control Register | TRDFCR | 10000000b |
| 013Bh | Timer RD Output Master Enable Register 1 | TRDOER1 | FFh |
| 013Ch | Timer RD Output Master Enable Register 2 | TRDOER2 | 01111111b |
| 013Dh | Timer RD Output Control Register | TRDOCR | 00h |
| 013Eh | Timer RD Digital Filter Function Select Register 0 | TRDDF0 | 00h |
| 013Fh | Timer RD Digital Filter Function Select Register 1 | TRDDF1 | 00h |

NOTE:

- The blank regions are reserved. Do not access locations in these regions

Table 4.7 SFR Information (7)⁽¹⁾

| Address | Register | Symbol | After reset |
|---------|---------------------------------|--------|-------------|
| 0180h | | | |
| 0181h | | | |
| 0182h | | | |
| 0183h | | | |
| 0184h | | | |
| 0185h | | | |
| 0186h | | | |
| 0187h | | | |
| 0188h | | | |
| 0189h | | | |
| 018Ah | | | |
| 018Bh | | | |
| 018Ch | | | |
| 018Dh | | | |
| 018Eh | | | |
| 018Fh | | | |
| 0190h | | | |
| 0191h | | | |
| 0192h | | | |
| 0193h | | | |
| 0194h | | | |
| 0195h | | | |
| 0196h | | | |
| 0197h | | | |
| 0198h | | | |
| 0199h | | | |
| 019Ah | | | |
| 019Bh | | | |
| 019Ch | | | |
| 019Dh | | | |
| 019Eh | | | |
| 019Fh | | | |
| 01A0h | | | |
| 01A1h | | | |
| 01A2h | | | |
| 01A3h | | | |
| 01A4h | | | |
| 01A5h | | | |
| 01A6h | | | |
| 01A7h | | | |
| 01A8h | | | |
| 01A9h | | | |
| 01AAh | | | |
| 01ABh | | | |
| 01ACh | | | |
| 01ADh | | | |
| 01AEh | | | |
| 01AFh | | | |
| 01B0h | | | |
| 01B1h | | | |
| 01B2h | | | |
| 01B3h | Flash Memory Control Register 4 | FMR4 | 01000000b |
| 01B4h | | | |
| 01B5h | Flash Memory Control Register 1 | FMR1 | 1000000Xb |
| 01B6h | | | |
| 01B7h | Flash Memory Control Register 0 | FMR0 | 00000001b |
| 01B8h | | | |
| 01B9h | | | |
| 01BAh | | | |
| 01BBh | | | |
| 01BCh | | | |
| 01BDh | | | |
| 01BEh | | | |
| 01BFh | | | |
| FFFFh | Option Function Select Register | OFS | (Note 2) |

X: Undefined

NOTES:

1. The blank regions are reserved. Do not access locations in these regions.
2. The OFS register cannot be changed by a program. Use a flash programmer to write to it.

5. Electrical Characteristics

The electrical characteristics of N version ($T_{opr} = -20^{\circ}\text{C}$ to 85°C) and D version ($T_{opr} = -40^{\circ}\text{C}$ to 85°C) are listed below.

Please contact Renesas Technology sales offices for the electrical characteristics in the Y version ($T_{opr} = -20^{\circ}\text{C}$ to 105°C).

Table 5.1 Absolute Maximum Ratings


| Symbol | Parameter | Condition | Rated Value | Unit |
|-----------|-------------------------------|--------------------------------|--------------------------------------------------|--------------------|
| Vcc/AVcc | Supply voltage | | -0.3 to 6.5 | V |
| Vi | Input voltage | | -0.3 to Vcc + 0.3 | V |
| Vo | Output voltage | | -0.3 to Vcc + 0.3 | V |
| Pd | Power dissipation | $T_{opr} = 25^{\circ}\text{C}$ | 500 | mW |
| T_{opr} | Operating ambient temperature | | -20 to 85 (N version) / -40 to 85 (D version) | $^{\circ}\text{C}$ |
| Tstg | Storage temperature | | -65 to 150 | $^{\circ}\text{C}$ |

Table 5.5 Flash Memory (Data flash Block A, Block B) Electrical Characteristics⁽⁴⁾

| Symbol | Parameter | Conditions | Standard | | | Unit |
|------------|---------------------------------------------------------------------|-----------------------------|-----------------------|------|-------------------------|-------|
| | | | Min. | Typ. | Max. | |
| — | Program/erase endurance ⁽²⁾ | | 10,000 ⁽³⁾ | — | — | times |
| — | Byte program time (program/erase endurance ≤ 1,000 times) | | — | 50 | 400 | μs |
| — | Byte program time (program/erase endurance > 1,000 times) | | — | 65 | — | μs |
| — | Block erase time (program/erase endurance ≤ 1,000 times) | | — | 0.2 | 9 | s |
| — | Block erase time (program/erase endurance > 1,000 times) | | — | 0.3 | — | s |
| td(SR-SUS) | Time delay from suspend request until suspend | | — | — | 97+CPU clock × 6 cycles | μs |
| — | Interval from erase start/restart until following suspend request | | 650 | — | — | μs |
| — | Interval from program start/restart until following suspend request | | 0 | — | — | ns |
| — | Time from suspend until program/erase restart | | — | — | 3+CPU clock × 4 cycles | μs |
| — | Program, erase voltage | | 2.7 | — | 5.5 | V |
| — | Read voltage | | 2.2 | — | 5.5 | V |
| — | Program, erase temperature | | —20 ⁽⁸⁾ | — | 85 | °C |
| — | Data hold time ⁽⁹⁾ | Ambient temperature = 55 °C | 20 | — | — | year |

NOTES:

1. Vcc = 2.7 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
2. Definition of programming/erasure endurance
The programming and erasure endurance is defined on a per-block basis.
If the programming and erasure endurance is n (n = 100 or 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
4. Standard of block A and block B when program and erase endurance exceeds 1,000 times. Byte program time to 1,000 times is the same as that in program ROM.
5. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erase count of each block and limit the number of erase operations to a certain number.
6. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
7. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
8. -40°C for D version.
9. The data hold time includes time that the power supply is off or the clock is not supplied.

**Figure 5.2 Time delay until Suspend****Table 5.6 Voltage Detection 0 Circuit Electrical Characteristics**

| Symbol | Parameter | Condition | Standard | | | Unit |
|-------------|------------------------------------------------------------------------------|-----------------------------|----------|------|------|---------|
| | | | Min. | Typ. | Max. | |
| V_{det0} | Voltage detection level | | 2.2 | 2.3 | 2.4 | V |
| - | Voltage detection circuit self power consumption | $VCA25 = 1$, $Vcc = 5.0$ V | - | 0.9 | - | μ A |
| $td(E-A)$ | Waiting time until voltage detection circuit operation starts ⁽²⁾ | | - | - | 300 | μ s |
| V_{ccmin} | MCU operating voltage minimum value | | 2.2 | - | - | V |

NOTES:

1. The measurement condition is $Vcc = 2.2$ to 5.5 V and $T_{opr} = -20$ to 85° C (N version) / -40 to 85° C (D version).
2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.

Table 5.7 Voltage Detection 1 Circuit Electrical Characteristics

| Symbol | Parameter | Condition | Standard | | | Unit |
|------------|------------------------------------------------------------------------------|-----------------------------|----------|------|------|---------|
| | | | Min. | Typ. | Max. | |
| V_{det1} | Voltage detection level ⁽⁴⁾ | | 2.70 | 2.85 | 3.00 | V |
| - | Voltage monitor 1 interrupt request generation time ⁽²⁾ | | - | 40 | - | μ s |
| - | Voltage detection circuit self power consumption | $VCA26 = 1$, $Vcc = 5.0$ V | - | 0.6 | - | μ A |
| $td(E-A)$ | Waiting time until voltage detection circuit operation starts ⁽³⁾ | | - | - | 100 | μ s |

NOTES:

1. The measurement condition is $Vcc = 2.2$ to 5.5 V and $T_{opr} = -20$ to 85° C (N version) / -40 to 85° C (D version).
 2. Time until the voltage monitor 1 interrupt request is generated after the voltage passes V_{det1} .
 3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.
 4. This parameter shows the voltage detection level when the power supply drops.
- The voltage detection level when the power supply rises is higher than the voltage detection level when the power supply drops by approximately 0.1 V.

Table 5.8 Voltage Detection 2 Circuit Electrical Characteristics

| Symbol | Parameter | Condition | Standard | | | Unit |
|------------|------------------------------------------------------------------------------|-----------------------------|----------|------|------|---------|
| | | | Min. | Typ. | Max. | |
| V_{det2} | Voltage detection level | | 3.3 | 3.6 | 3.9 | V |
| - | Voltage monitor 2 interrupt request generation time ⁽²⁾ | | - | 40 | - | μ s |
| - | Voltage detection circuit self power consumption | $VCA27 = 1$, $Vcc = 5.0$ V | - | 0.6 | - | μ A |
| $td(E-A)$ | Waiting time until voltage detection circuit operation starts ⁽³⁾ | | - | - | 100 | μ s |

NOTES:

1. The measurement condition is $Vcc = 2.2$ to 5.5 V and $T_{opr} = -20$ to 85° C (N version) / -40 to 85° C (D version).
2. Time until the voltage monitor 2 interrupt request is generated after the voltage passes V_{det2} .
3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.

Table 5.9 Power-on Reset Circuit, Voltage Monitor 0 Reset Electrical Characteristics⁽³⁾

| Symbol | Parameter | Condition | Standard | | | Unit |
|-------------------|---------------------------------------------------------|-----------|----------|------|-------------------|---------|
| | | | Min. | Typ. | Max. | |
| V _{por1} | Power-on reset valid voltage ⁽⁴⁾ | | — | — | 0.1 | V |
| V _{por2} | Power-on reset or voltage monitor 0 reset valid voltage | | 0 | — | V _{det0} | V |
| t _{rh} | External power Vcc rise gradient ⁽²⁾ | | 20 | — | — | mV/msec |

NOTES:

1. The measurement condition is T_{opr} = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
2. This condition (external power Vcc rise gradient) does not apply if Vcc ≥ 1.0 V.
3. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVD0ON bit in the OFS register to 0, the VW0C0 and VW0C6 bits in the VW0C register to 1 respectively, and the VCA25 bit in the VCA2 register to 1.
4. t_{w(por1)} indicates the duration the external power Vcc must be held below the effective voltage (V_{por1}) to enable a power on reset. When turning on the power for the first time, maintain t_{w(por1)} for 30 s or more if -20°C ≤ T_{opr} ≤ 85°C, maintain t_{w(por1)} for 3,000 s or more if -40°C ≤ T_{opr} < -20°C.


**Figure 5.3 Reset Circuit Electrical Characteristics**

Table 5.13 Electrical Characteristics (1) [Vcc = 5 V]


| Symbol | Parameter | Condition | Standard | | | Unit | | |
|---------------------|---------------------|---------------------------------------------------------------------|---------------------|---------------|-----------|------|-----|---|
| | | | Min. | Typ. | Max. | | | |
| VOH | Output "H" voltage | Except P2_0 to P2_7, XOUT | IOH = -5 mA | Vcc - 2.0 | - | Vcc | V | |
| | | | IOH = -200 µA | Vcc - 0.5 | - | Vcc | V | |
| | | P2_0 to P2_7 | Drive capacity HIGH | IOH = -20 mA | Vcc - 2.0 | - | Vcc | V |
| | | | Drive capacity LOW | IOH = -5 mA | Vcc - 2.0 | - | Vcc | V |
| | | XOUT | Drive capacity HIGH | IOH = -1 mA | Vcc - 2.0 | - | Vcc | V |
| | | | Drive capacity LOW | IOH = -500 µA | Vcc - 2.0 | - | Vcc | V |
| | | Output "L" voltage | IOL = 5 mA | - | - | 2.0 | V | |
| | | | IOL = 200 µA | - | - | 0.45 | V | |
| | | P2_0 to P2_7 | Drive capacity HIGH | IOL = 20 mA | - | - | 2.0 | V |
| | | | Drive capacity LOW | IOL = 5 mA | - | - | 2.0 | V |
| | | XOUT | Drive capacity HIGH | IOL = 1 mA | - | - | 2.0 | V |
| | | | Drive capacity LOW | IOL = 500 µA | - | - | 2.0 | V |
| VT+VT- | Hysteresis | INT0, INT1, INT3, KI0, KI1, KI2, KI3, TRAIO, RXD0, RXD2, CLK0, CLK2 | | 0.1 | 0.5 | - | V | |
| | RESET | | | 0.1 | 1.0 | - | V | |
| I _{IH} | Input "H" current | | VI = 5 V, Vcc = 5 V | - | - | 5.0 | µA | |
| I _{IL} | Input "L" current | | VI = 0 V, Vcc = 5 V | - | - | -5.0 | µA | |
| R _{PULLUP} | Pull-up resistance | | VI = 0 V, Vcc = 5 V | 30 | 50 | 167 | kΩ | |
| R _{XIN} | Feedback resistance | XIN | | - | 1.0 | - | MΩ | |
| V _{RAM} | RAM hold voltage | | During stop mode | 1.8 | - | - | V | |

NOTE:

1. Vcc = 4.2 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 20 MHz, unless otherwise specified.

Timing requirements(Unless Otherwise Specified: $V_{CC} = 3\text{ V}$, $V_{SS} = 0\text{ V}$ at $T_{OPR} = 25^\circ\text{C}$) [$V_{CC} = 3\text{ V}$]**Table 5.22 XIN Input**

| Symbol | Parameter | Standard | | Unit |
|---------------|----------------------|----------|------|------|
| | | Min. | Max. | |
| $t_C(XIN)$ | XIN input cycle time | 100 | — | ns |
| $t_{WH}(XIN)$ | XIN input "H" width | 40 | — | ns |
| $t_{WL}(XIN)$ | XIN input "L" width | 40 | — | ns |

**Figure 5.8 XIN Input Timing Diagram when $V_{CC} = 3\text{ V}$** **Table 5.23 TRAIO Input**

| Symbol | Parameter | Standard | | Unit |
|-----------------|------------------------|----------|------|------|
| | | Min. | Max. | |
| $t_C(TRAIO)$ | TRAIO input cycle time | 300 | — | ns |
| $t_{WH}(TRAIO)$ | TRAIO input "H" width | 120 | — | ns |
| $t_{WL}(TRAIO)$ | TRAIO input "L" width | 120 | — | ns |



**Figure 5.9 TRAIO Input Timing Diagram when $V_{CC} = 3\text{ V}$**

Table 5.27 Electrical Characteristics (2) [Vcc = 2.2 V]
(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

| Symbol | Parameter | Condition | Standard | | | Unit | |
|--------|------------------------------------------------------------------------------------------------------------------|---------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|------|------|----|
| | | | Min. | Typ. | Max. | | |
| Icc | Power supply current (Vcc = 2.2 to 2.7 V) Single-chip mode, output pins are open, other pins are Vss | High-speed clock mode | XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division | — | 3.5 | — | mA |
| | | | XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | — | 1.5 | — | mA |
| | | High-speed on-chip oscillator mode | XIN clock off High-speed on-chip oscillator on fOCO = 5 MHz Low-speed on-chip oscillator on = 125 kHz No division | — | 3.5 | — | mA |
| | | | XIN clock off High-speed on-chip oscillator on fOCO = 5 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8 | — | 1.5 | — | mA |
| | | Low-speed on-chip oscillator mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1 | — | 100 | 230 | µA |
| | | Wait mode | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 | — | 22 | 60 | µA |
| | | | XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1 | — | 20 | 55 | µA |
| | | Stop mode | XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 | — | 0.7 | 3.0 | µA |
| | | | XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0 | — | 1.1 | — | µA |

Timing requirements(Unless Otherwise Specified: $V_{CC} = 2.2\text{ V}$, $V_{SS} = 0\text{ V}$ at $T_{OPR} = 25^\circ\text{C}$) [$V_{CC} = 2.2\text{ V}$]**Table 5.28 XIN Input**

| Symbol | Parameter | Standard | | Unit |
|---------------|----------------------|----------|------|------|
| | | Min. | Max. | |
| $t_C(XIN)$ | XIN input cycle time | 200 | — | ns |
| $t_{WH}(XIN)$ | XIN input "H" width | 90 | — | ns |
| $t_{WL}(XIN)$ | XIN input "L" width | 90 | — | ns |

**Figure 5.12 XIN Input Timing Diagram when $V_{CC} = 2.2\text{ V}$** **Table 5.29 TRAIO Input**

| Symbol | Parameter | Standard | | Unit |
|-----------------|------------------------|----------|------|------|
| | | Min. | Max. | |
| $t_C(TRAIO)$ | TRAIO input cycle time | 500 | — | ns |
| $t_{WH}(TRAIO)$ | TRAIO input "H" width | 200 | — | ns |
| $t_{WL}(TRAIO)$ | TRAIO input "L" width | 200 | — | ns |



**Figure 5.13 TRAIO Input Timing Diagram when $V_{CC} = 2.2\text{ V}$**

Table 5.30 Serial Interface


| Symbol | Parameter | Standard | | Unit |
|---------------|--------------------------------|----------|------|------|
| | | Min. | Max. | |
| $t_{C(CK)}$ | CLK <i>i</i> input cycle time | 800 | — | ns |
| $t_{W(CKH)}$ | CLK <i>i</i> input "H" width | 400 | — | ns |
| $t_{W(CKL)}$ | CLK <i>i</i> input "L" width | 400 | — | ns |
| $t_{d(C-Q)}$ | TXD <i>i</i> output delay time | — | 200 | ns |
| $t_{h(C-Q)}$ | TXD <i>i</i> hold time | 0 | — | ns |
| $t_{su(D-C)}$ | RXD <i>i</i> input setup time | 150 | — | ns |
| $t_{h(C-D)}$ | RXD <i>i</i> input hold time | 90 | — | ns |

 $i = 0, 2$ **Figure 5.14 Serial Interface Timing Diagram when $V_{CC} = 2.2 \text{ V}$** **Table 5.31 External Interrupt $\overline{\text{INT}}_i$ ($i = 0, 1, 3$) Input**

| Symbol | Parameter | Standard | | Unit |
|--------------|-------------------------------------------|---------------------|------|------|
| | | Min. | Max. | |
| $t_{W(INH)}$ | $\overline{\text{INT}}_i$ input "H" width | 1000 ⁽¹⁾ | — | ns |
| $t_{W(INL)}$ | $\overline{\text{INT}}_i$ input "L" width | 1000 ⁽²⁾ | — | ns |


NOTES:

1. When selecting the digital filter by the $\overline{\text{INT}}_i$ input filter select bit, use an $\overline{\text{INT}}_i$ input HIGH width of either (1/digital filter clock frequency \times 3) or the minimum value of standard, whichever is greater.
2. When selecting the digital filter by the $\overline{\text{INT}}_i$ input filter select bit, use an $\overline{\text{INT}}_i$ input LOW width of either (1/digital filter clock frequency \times 3) or the minimum value of standard, whichever is greater.

**Figure 5.15 External Interrupt $\overline{\text{INT}}_i$ Input Timing Diagram when $V_{CC} = 2.2 \text{ V}$**

Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the “Packages” section of the Renesas Technology website.



REVISION HISTORY

R8C/2K Group, R8C/2L Group Datasheet

| Rev. | Date | Description | |
|------|--------------|-------------|---------------------------------------------------------------------------------------------------------------------------------|
| | | Page | Summary |
| 0.10 | Jul 20, 2007 | – | First Edition issued |
| 1.00 | Nov 07, 2007 | All pages | “Preliminary” deleted |
| | | 3, 5 | Table 1.2, Table 1.4; Current consumption: “TBD” → “Typ. 10 mA” “Typ. 6 mA” “Typ. 2.0 μ A” “Typ. 0.7 μ A” revised |
| | | 6, 7 | Table 1.5, Table 1.6 revised Figure 1.1, Figure 1.2; ROM number “XXX” added, NOTE1 added |
| | | 20 | Table 4.4 “005Fh” “006Fh” “007Fh” “008Fh” added |
| | | 24 | Table 5.2 NOTE2 revised |
| | | 32, 33 | Table 5.14, Table 5.15 revised |
| | | 37, 41 | Table 5.21, Table 5.27 revised |
| 1.10 | Dec 21, 2007 | 3, 5 | Table 1.2, Table 1.4; revised, NOTE2 added |
| | | 6, 7 | Figure 1.1, Figure 1.2; “Y: Operating ambient”, NOTE1 added |
| | | 15, 16 | Figure 3.1, Figure 3.2; “Expanded area” deleted |
| | | 17 | Table 4.1 “002Ch” added, “003Bh” “003Ch” “003Dh” deleted |
| | | 20 | Table 4.4 “00D4h” “00D6h” revised |
| | | 22 | Table 4.6 “0143h” revised |
| | | 24 | 5. “The electrical characteristics” added |
| | | 31 | Table 5.10 Symbol “fOCO40M”: Parameter added, NOTE4 added |

All trademarks and registered trademarks are the property of their respective owners.