

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Details	
Product Status	Active
Core Processor	Coldfire V2
Core Size	32-Bit Single-Core
Speed	166MHz
Connectivity	EBI/EMI, Ethernet, I <sup>2</sup> C, SPI, UART/USART, USB
Peripherals	DMA, WDT
Number of I/O	69
Program Memory Size	-
Program Memory Type	ROMIess
EEPROM Size	-
RAM Size	64К х 8
Voltage - Supply (Vcc/Vdd)	1.4V ~ 1.6V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	256-LBGA
Supplier Device Package	256-MAPBGA (17x17)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mcf5275cvm166

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# 2 Block Diagram

The superset device in the MCF5275 family comes in a 256 Mold Array Plastic Ball Grid Array (MAPBGA) package. Figure 1 shows a top-level block diagram of the MCF5275, the superset device.




Figure 1. MCF5275 Block Diagram

# 3 Features

For a detailed feature list see the MCF5275 Reference Manual (MCF5275RM).



#### **Signal Descriptions**

Signal Name	GPIO	Alternate1	Alternate2	Dir. <sup>1</sup>	MCF5274 MCF5275 256 MAPBGA	MCF5274L MCF5275L 196 MAPBGA				
			l <sup>2</sup> C							
I2C_SDA	PFECI2C[1]	U2RXD	—	I/O	B10	B7				
I2C_SCL	PFECI2C[0]	U2TXD		I/O	C10	A7				
DMA										
Please PCS3/PWM3 f DACK1, TSIZ0	DACK[3:0] and DREQ[3:0] do not have a dedicated bond pads. Please refer to the following pins for muxing: PCS3/PWM3 for DACK3, PCS2/PWM2 for DACK2, TSIZ1 for DACK1, TSIZ0 for DACK0, IRQ3 for DREQ3, IRQ2 and TA for DREQ2, TEA for DREQ1, and TIP for DREQ0.									
			QSPI							
QSPI_CS[3:2]	PQSPI[6:5]	PWM[3:2]	DACK[3:2]	0	R13, N12	P10, N9				
QSPI_CS1	PQSPI[4]	—	—	0	T14	N10				
QSPI_CS0	PQSPI[3]	—	—	0	P12	M9				
QSPI_CLK	PQSPI[2]	I2C_SCL	—	0	T15	L11				
QSPI_DIN	PQSPI[1]	I2C_SDA	—	Ι	T13	M10				
QSPI_DOUT	PQSPI[0]	—	—	0	R12	L10				
		ι	JARTs							
U2RXD	PUARTH[3]	—	_	Ι	Т9					
U2TXD	PUARTH[2]	_	—	0	R9					
U2CTS	PUARTH[1]	PWM1	—	I	P9	_				
U2RTS	PUARTH[0]	PWM0	—	0	R8	_				
U1RXD	PUARTL[7]	—	—	Ι	A9	A6				
U1TXD	PUARTL[6]	—	—	0	B9	D7				
U1CTS	PUARTL[5]	—	—	Ι	C9	C7				
U1RTS	PUARTL[4]	—	—	0	D9	B6				
U0RXD	PUARTL[3]	—	—	Ι	A8	A4				
U0TXD	PUARTL[2]	_	_	0	B8	A5				
UOCTS	PUARTL[1]	_	—	I	C8	C6				
UORTS	PUARTL[0]			0	D7	B5				
			USB							
USB_SPEED	PUSBH[0]	—	—	I/O	G14	G11				
USB_CLK	PUSBL[7]	—	—	Ι	G15	F12				

#### Table 2. MCF5274 and MCF5275 Signal Information and Muxing (continued)



Signal Descriptions

Table 2. MCF5274 and MCF5275 Signal Information and Muxing (continued)										
Signal Name	GPIO	Alternate1	Alternate2	Dir. <sup>1</sup>	MCF5274 MCF5275 256 MAPBGA	MCF5274L MCF5275L 196 MAPBGA				
USB_RN	PUSBL[6]	_	—	I	J16	H13				
USB_RP	PUSBL[5]	_	_	I	J15	J11				
USB_RXD	PUSBL[4]	_	—	I	L15	L14				
USB_SUSP	PUSBL[3]	_	_	0	M13	N13				
USB_TN	PUSBL[2]	_	—	0	K14	J14				
USB_TP	PUSBL[1]	_	—	0	K15	J12				
USB_TXEN	PUSBL[0]	_	—	0	L14	K13				
		Timers	(and PWMs)							
DT3IN	PTIMERH[3]	DT3OUT	U2RTS	Ι	J4	G2				
DT3OUT	PTIMERH[2]	PWM3	U2CTS	0	K3	G1				
DT2IN	PTIMERH[1]	DT2OUT	_	I	J2	F3				
DT2OUT	PTIMERH[0]	PWM2	—	0	J3	F4				
DT1IN	PTIMERL[3]	DT1OUT	—	Ι	H1	F1				
DT1OUT	PTIMERL[2]	PWM1	—	0	H2	F2				
DT0IN	PTIMERL[1]	DT0OUT	—	I	H3	E1				
DT0OUT	PTIMERL[0]	PWM0	—	0	G3	E2				
		BD	M/JTAG <sup>2</sup>							
DSCLK	_	TRST		Ι	P14	P13				
PSTCLK	—	TCLK	_	0	P16	P12				
BKPT	—	TMS	—	Ι	R15	N12				
DSI	—	TDI	—	I	R16	M12				
DSO	—	TDO	—	0	P15	K11				
JTAG_EN	—		—	Ι	R14	P11				
DDATA[3:0]	_	—	—	0	P10, N10, P11, N11	M7, N7, P8, L9				
PST[3:0]	_	_	_	0	T10, R10, T11, R11	P7, L8, M8, N8				
			Test							
TEST	_	—	—	Ι	N9	N6				
PLL_TEST	—	—	—	I	M14	—				
	•	Powe	r Supplies		•					
VDDPLL	—	_	_	Ι	M15	M13				
	•		•		•	•				

 Table 2. MCF5274 and MCF5275 Signal Information and Muxing (continued)



#### **Design Recommendations**

Signal Name	GPIO	Alternate1	Alternate2	Dir. <sup>1</sup>	MCF5274 MCF5275 256 MAPBGA	MCF5274L MCF5275L 196 MAPBGA			
VSSPLL	_	—	—	I	K16	L13			
VSS	_	_	—	I	A1, A10, A16, E5, E12, F6, F11, G7:10, H7:10, J1, J7:10, K7:10, L6, L11, M5, N16, R7, T1, T16	F7, F8, G6:9, H6:9, J7, J8			
OVDD	_	_	_	I	E6:8, F5, F7, F8, G5, G6, H5, H6, J11, J12, K11, K12, L9, L10, L12, M9:11	E5:7, F5, F6, H10, J9, J10, K8:10			
VDD	_	—	—	I	D8, H13, K4, N8	D6, G5, G12, L7			
SD_VDD	_	_	_	I	E9:11, F9, F10, F12, G11, G12, H11, H12, J5, J6, K5, K6, L5, L7, L8, M6, M7, M8				

<sup>1</sup> Refers to pin's primary function. All pins which are configurable for GPIO have a pullup enabled in GPIO mode with the exception of PBUSCTL[7], PBUSCTL[4:0], PADDR, PBS, PSDRAM.

<sup>2</sup> If JTAG\_EN is asserted, these pins default to Alternate 1 (JTAG) functionality. The GPIO module is not responsible for assigning these pins.

# 5 Design Recommendations

## 5.1 Layout

- Use a 4-layer printed circuit board with the VDD and GND pins connected directly to the power and ground planes for the MCF5275.
- See application note AN1259 System Design and Layout Techniques for Noise Reduction in MCU-Based Systems.
- Match the PC layout trace width and routing to match trace length to operating frequency and board impedance. Add termination (series or therein) to the traces to dampen reflections. Increase the PCB impedance (if possible) keeping the trace lengths balanced and short. Then do cross-talk analysis to separate traces with significant parallelism or are otherwise "noisy". Use 6 mils trace and separation. Clocks get extra separation and more precise balancing.

## 5.2 Power Supply


• 33uF, 0.1  $\mu$ F, and 0.01  $\mu$ F across each power supply



Design Recommendations

## 5.2.1 Supply Voltage Sequencing and Separation Cautions

Figure 2 shows situations in sequencing the I/O  $V_{DD}$  (OV<sub>DD</sub>), SDRAM  $V_{DD}$  (SDV<sub>DD</sub>), PLL  $V_{DD}$  (PLLV<sub>DD</sub>), and Core  $V_{DD}$  (V<sub>DD</sub>).



The relationship between  $SDV_{DD}$  and  $OV_{DD}$  is non-critical during power-up and power-down sequences.  $SDV_{DD}$  (2.5V or 3.3V) and  $OV_{DD}$  are specified relative to  $V_{DD}$ .

## 5.2.1.1 Power Up Sequence

If  $OV_{DD}/SDV_{DD}$  are powered up with  $V_{DD}$  at 0 V, then the sense circuits in the I/O pads cause all pad output drivers connected to the  $OV_{DD}/SDV_{DD}$  to be in a high impedance state. There is no limit on how long after  $OV_{DD}/SDV_{DD}$  powers up before  $V_{DD}$  must powered up.  $V_{DD}$  should not lead the  $OV_{DD}$ ,  $SDV_{DD}$ , or PLLV<sub>DD</sub> by more than 0.4 V during power ramp-up or high current will be in the internal ESD protection diodes. The rise times on the power supplies should be slower than 1  $\mu$ s to avoid turning on the internal ESD protection clamp diodes.

The recommended power up sequence is as follows:

- 1. Use 1  $\mu$ s or slower rise time for all supplies.
- 2.  $V_{DD}/PLLV_{DD}$  and  $OV_{DD}/SDV_{DD}$  should track up to 0.9 V, then separate for the completion of ramps with  $OV_{DD}/SD V_{DD}$  going to the higher external voltages. One way to accomplish this is to use a low drop-out voltage regulator.



## 5.2.1.2 Power Down Sequence

If  $V_{DD}$  is powered down first, then sense circuits in the I/O pads cause all output drivers to be in a high impedance state. There is no limit on how long after  $V_{DD}$  powers down before  $OV_{DD}$ ,  $SDV_{DD}$ , or PLLV<sub>DD</sub> must power down.  $V_{DD}$  should not lag  $OV_{DD}$ ,  $SDV_{DD}$ , or PLLV<sub>DD</sub> going low by more than 0.4 V during power down or undesired high current will be in the ESD protection diodes. There are no requirements for the fall times of the power supplies.

The recommended power down sequence is as follows:

- 1. Drop  $V_{DD}$  to 0 V.
- 2. Drop OV<sub>DD</sub>/SDV<sub>DD</sub>/PLLV<sub>DD</sub> supplies.

## 5.3 Decoupling

- Place the decoupling capacitors as close to the pins as possible, but they can be outside the footprint of the package.
- 0.1  $\mu$ F and 0.01  $\mu$ F at each supply input

## 5.4 Buffering

• Use bus buffers on all data/address lines for all off-board accesses and for all on-board accesses when excessive loading is expected. See electricals.

## 5.5 Pull-up Recommendations

• Use external pull-up resistors on unused inputs. See pin table.

## 5.6 Clocking Recommendations

- Use a multi-layer board with a separate ground plane.
- Place the crystal and all other associated components as close to the EXTAL and XTAL (oscillator pins) as possible.
- Do not run a high frequency trace around crystal circuit.
- Ensure that the ground for the bypass capacitors is connected to a solid ground trace.
- Tie the ground trace to the ground pin nearest EXTAL and XTAL. This prevents large loop currents in the vicinity of the crystal.
- Tie the ground pin to the most solid ground in the system.
- Do not connect the trace that connects the oscillator and the ground plane to any other circuit element. This tends to make the oscillator unstable.
- Tie XTAL to ground when an external oscillator is clocking the device.



**Design Recommendations** 

## 5.7 Interface Recommendations

## 5.7.1 DDR SDRAM Controller

## 5.7.1.1 SDRAM Controller Signals in Synchronous Mode

Table 3 shows the behavior of SDRAM signals in synchronous mode.

#### Table 3. Synchronous DRAM Signal Connections

Signal	Description
SD_SRAS	Synchronous row address strobe. Indicates a valid SDRAM row address is present and can be latched by the SDRAM. SD_SRAS should be connected to the corresponding SDRAM SD_SRAS. Do not confuse SD_SRAS with the DRAM controller's SDRAM_CS[1:0], which should not be interfaced to the SDRAM SD_SRAS signals.
SD_SCAS	Synchronous column address strobe. Indicates a valid column address is present and can be latched by the SDRAM. SD_SCAS should be connected to the corresponding signal labeled SD_SCAS on the SDRAM.
SD_WE	DRAM read/write. Asserted for write operations and negated for read operations.
SD_CS[1:0]	Row address strobe. Select each memory block of SDRAMs connected to the MCF5275. One SDRAM_CS signal selects one SDRAM block and connects to the corresponding CS signals.
SD_CKE	Synchronous DRAM clock enable. Connected directly to the CKE (clock enable) signal of SDRAMs. Enables and disables the clock internal to SDRAM. When CKE is low, memory can enter a power-down mode where operations are suspended or they can enter self-refresh mode. SD_CKE functionality is controlled by DCR[COC]. For designs using external multiplexing, setting COC allows SD_CKE to provide command-bit functionality.
BS[3:2]	Column address strobe. For synchronous operation, BS[3:2] function as byte enables to the SDRAMs. They connect to the DQM signals (or mask qualifiers) of the SDRAMs.
DDR_CLKOUT	Bus clock output. Connects to the CLK input of SDRAMs.

## 5.7.1.2 Address Multiplexing

See the SDRAM controller module chapter in the *MCF5275 Reference Manual* for details on address multiplexing.

## 5.7.2 Ethernet PHY Transceiver Connection

The FEC supports an MII interface for 10/100 Mbps Ethernet and a seven-wire serial interface for 10 Mbps Ethernet. The interface mode is selected by R\_CNTRL[MII\_MODE]. In MII mode, the 802.3 standard defines and the FEC module supports 18 signals. These are shown in Table 4.

Signal Description	MCF5275 Pin
Transmit clock	FECn_TXCLK
Transmit enable	FECn_TXEN
Transmit data	FECn_TXD[3:0]
Transmit error	FECn_TXER

### Table 4. Mll Mode



Mechanicals/Pinouts

# 6 Mechanicals/Pinouts

## 6.1 256 MAPBGA Pinout

Figure 3 is a consolidated MCF5274/75 pinout for the 256 MAPBGA package. Table 2 lists the signals by group and shows which signals are muxed and bonded on each of the device packages.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	$\square$
A	VSS	FEC1_ RXD1	FEC1_ RXDV	FEC1_ CRS	FEC1_ COL	FEC0_ COL	FEC0_ MDIO	U0RXD	U1RXD	VSS	A23	A20	A17	A14	SD_ VREF	VSS	А
В	FEC1_ RXD3	FEC1_ RXD2	FEC1_ RXD0	FEC1_ RXCLK	FEC0_ RXDV	FEC0_ RXCLK	FEC0_ MDC	U0TXD	U1TXD	I2C_ SDA	A22	A19	A16	A13	A11	A9	в
С	FEC1_ TXCLK	FEC1_ RXER	FEC0_ TXCLK	FEC0_ RXER	FEC0_ RXD2	FEC0_ RXD0	FEC0_ CRS	UOCTS	U1CTS	I2C_ SCL	A21	A18	A15	A12	A10	A8	с
D	FEC1_ TXER	FEC1_ TXEN	FEC0_ TXER	FEC0_ TXEN	FEC0_ RXD3	FEC0_ RXD1	UORTS	VDD	U1RTS	CS7	CS6	CS5	CS4	A7	A6	TSIZ1	D
Е	FEC1_ TXD3	FEC1_ TXD2	FEC0_ TXD3	NC	VSS	OVDD	OVDD	OVDD	SD_VDD	SD_VDD	SD_VDD	VSS	CS3	A5	A4	A3	Е
F	FEC1_ TXD0	FEC1_ TXD1	FEC0_ TXD2	FEC0_ TXD1	OVDD	VSS	OVDD	OVDD	SD_VDD	SD_VDD	VSS	SD_VDD	CS2	A2	A1	A0	F
G	FEC1_ MDIO	FEC1_ MDC	DT0OUT	FEC0_ TXD0	OVDD	OVDD	VSS	VSS	VSS	VSS	SD_VDD	SD_VDD	IRQ7	USB_ SPEED	USB_ CLK	TSIZ0	G
н	DT1IN	DT1OUT	DT0IN	NC	OVDD	OVDD	VSS	VSS	VSS	VSS	SD_VDD	SD_VDD	VDD	IRQ4	IRQ5	IRQ6	н
J	VSS	DT2IN	DT2OUT	DT3IN	SD_VDD	SD_VDD	VSS	VSS	VSS	VSS	OVDD	OVDD	IRQ2	IRQ3	USB_RP	USB_RN	J
к	OE	SD_WE	DT3OUT	VDD	SD_VDD	SD_VDD	VSS	VSS	VSS	VSS	OVDD	OVDD	IRQ1	USB_TN	USB_TP	VSSPLL	к
L	SD_ SCAS	SD_ SRAS	SD_CKE	TS	SD_VDD	VSS	SD_VDD	SD_VDD	OVDD	OVDD	VSS	OVDD	TA	USB_ TXEN	USB_ RXD	EXTAL	L
М	D31	SD_CS1	BS3	SD_DQS3	VSS	SD_VDD	SD_VDD	SD_VDD	OVDD	OVDD	OVDD	NC	USB_ SUSP	PLL_ TEST	VDDPLL	XTAL	М
N	D30	D29	D28	D20	D16	SD_A10	CS1	VDD	TEST	DDATA2	DDATA0	QSPI_ CS2	CLK MOD1	RSTOUT	RESET	VSS	N
Ρ	D27	D26	D23	D19	SD_DQS2	TIP	R/W	RCON	U2CTS	DDATA3	DDATA1	QSPI_ CS0	CLK MOD0	TRST/ DSCLK	TDO/ DSO	TCLK/ PSTCLK	Ρ
R	D25	D24	D22	D18	BS2	CS0	VSS	U2RTS	U2TXD	PST2	PST0	QSPI_ DOUT	QSPI_ CS3	JTAG_ EN	TMS/ BKPT	TDI/DSI	R
т	VSS	SD_ VREF	D21	D17	SD_CS0	DDR_CLK OUT	DDR_CLK OUT	TEA	U2RXD	PST3	PST1	CLKOUT	QSPI_ DIN	QSPI_ CS1	QSPI_ CLK	VSS	т
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	

Figure 3. MCF5274 and MCF5275 Pinout (256 MAPBGA)



 $P_{INT}$ = I\_{DD} × V\_{DD}, Watts - Chip Internal Power $P_{I/O}$ = Power Dissipation on Input and Output Pins — User Determined

For most applications  $P_{I/O} < P_{INT}$  and can be ignored. An approximate relationship between  $P_D$  and  $T_J$  (if  $P_{I/O}$  is neglected) is:

$$P_{\rm D} = K \div (T_{\rm I} + 273^{\circ}C)$$
 (2)

Solving equations 1 and 2 for K gives:

$$K = P_D \times (T_A + 273 \text{ °C}) + \Theta_{JMA} \times P_D^2 (3)$$

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of K, the values of  $P_D$  and  $T_J$  can be obtained by solving equations (1) and (2) iteratively for any value of  $T_A$ .

## 8.3 ESD Protection

#### Table 9. ESD Protection Characteristics<sup>1, 2</sup>

Characteristics	Symbo	I Value	Units
ESD Target for Human Body Model	НВМ	2000	V
ESD Target for Machine Model	MM	200	V
HBM Circuit Description	R <sub>series</sub>	1500	Ω
	С	100	pF
MM Circuit Description	R <sub>series</sub>	0	Ω
	С	200	pF
Number of pulses per pin (HBM) positive pulses negative pulses		1	—
Number of pulses per pin (MM) positive pulses negative pulses		3 3	-
Interval of Pulses	—	1	sec

<sup>1</sup> All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.

<sup>2</sup> A device is defined as a failure if after exposure to ESD pulses the device no longer meets the device specification requirements. Complete DC parametric and functional testing is performed per applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

Characteristic	Symbol	Min	Max	Unit
Load Capacitance <sup>7</sup> Low Drive Strength	6		25	pF
High Drive Strength	CL	_	23 50	
Core Operating Supply Current <sup>8</sup>	I <sub>DD</sub>		475	
Master Mode WAIT		_	175 15	mA mA
DOZE STOP		—	10 100	mA
I/O Pad Operating Supply Current	OI <sub>DD</sub>		100	μΑ
Master Mode Low Power Modes	UDD	_	250 250	mA μA
DC Injection Current <sup>3, 9, 10, 11</sup> $V_{NEGCI AMP} = V_{SS} - 0.3 V, V_{POSCI AMP} = V_{DD} + 0.3$	I <sub>IC</sub>			mA
Single Pin Limit Total MCU Limit, Includes sum of all stressed pins		-1.0 -10	1.0 10	

## Table 10. DC Electrical Specifications<sup>1</sup> (continued)

<sup>1</sup> Refer to Table 11 for additional PLL specifications.

<sup>2</sup> V<sub>BEE</sub> is specified as a nominal value only instead of a range, so no maximum value is listed.

<sup>3</sup> This specification is guaranteed by design and is not 100% tested.

<sup>4</sup> The actual V<sub>OH</sub> and V<sub>OL</sub> values for SSTL pads are dependent on the termination and drive strength used. The specifications numbers assume no parallel termination.

<sup>5</sup> Refer to the MCF5274 signals chapter for pins having weak internal pull-up devices.

<sup>6</sup> This parameter is characterized before qualification rather than 100% tested.

<sup>7</sup> pF load ratings are based on DC loading and are provided as an indication of driver strength. High speed interfaces require transmission line analysis to determine proper drive strength and termination.

<sup>8</sup> Current measured at maximum system clock frequency, all modules active, and default drive strength with matching load.

<sup>9</sup> All functional non-supply pins are internally clamped to V<sub>SS</sub> and their respective V<sub>DD</sub>.

<sup>10</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.

<sup>11</sup> Power supply must maintain regulation within operating  $V_{DD}$  range during instantaneous and operating maximum current conditions. If positive injection current ( $V_{in} > V_{DD}$ ) is greater than  $I_{DD}$ , the injection current may flow out of  $V_{DD}$  and could result in external power supply going out of regulation. Ensure the external  $V_{DD}$  load shunts current greater than maximum injection current. This is the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low which would reduce overall power consumption. Also, at power-up, system clock is not present during the power-up sequence until the PLL has attained lock.






Figure 10 shows an SRAM bus cycle terminated by  $\overline{\text{TEA}}$  showing timings listed in Table 13.

Figure 10. SRAM Read Bus Cycle Terminated by TEA



## 8.8 DDR SDRAM AC Timing Characteristics

The DDR SDRAM controller uses SSTL2 and I/O drivers. Class I or Class II drive strength is available and is user programmable. DDR Clock timing specifications are given in Table 14 and Figure 11.

Symbol	Characteristic	Min	Мах	Unit
V <sub>MP</sub>	Clock output mid-point voltage	1.05	1.45	V
V <sub>OUT</sub>	Clock output voltage level	-0.3	SDV <sub>DD</sub> + 0.3	V
V <sub>ID</sub>	Clock output differential voltage (peak to peak swing)	0.7	SDV <sub>DD</sub> + 0.6	V
V <sub>IX</sub>	Clock crossing point voltage	1.05	1.45	V

Table 14. DDR Clock Timing Specifications<sup>1</sup>

<sup>1</sup> SD  $V_{DD}$  is nominally 2.5V.




Figure 11. DDR Clock Timing Diagram

When using the DDR SDRAM controller the timing numbers in Table 15 must be followed to properly latch or drive data onto the memory bus. All timing numbers are relative to the two DQS byte lanes.

NUM	Characteristic <sup>1</sup>	Symbol	Min	Мах	Unit
	Frequency of operation <sup>2</sup>		TBD	83	MHz
DD1	Clock Period (DDR_CLKOUT)	t <sub>CK</sub>	12	TBD	ns
DD2	Pulse Width High <sup>3</sup>	t <sub>CKH</sub>	0.45	0.55	t <sub>CK</sub>
DD3	Pulse Width Low <sup>3</sup>	t <sub>СКІ</sub>	0.45	0.55	t <sub>CK</sub>
DD4	DDR_CLKOUT high to DDR address, SD_CKE, SD_CS[1:0], SD_SCAS, SD_SRAS, SD_WE valid	t <sub>CMV</sub>	—	0.5 x t <sub>CK</sub> + 1	ns
DD5	DDR_CLKOUT high to DDR address, SD_CKE, SD_CS, SD_SCAS, SD_SRAS, SD_WE invalid	t <sub>СМН</sub>	2		ns
DD6	Write command to first SD_DQS Latching Transition	t <sub>DQSS</sub>		1.25	t <sub>CK</sub>
DD7	SD_DQS high to Data and DM valid (write) - setup <sup>4,5</sup>	t <sub>QS</sub>	1.5	—	ns
DD8	SD_DQS high to Data and DM invalid (write) - hold <sup>4</sup>	t <sub>QH</sub>	1	_	ns
DD9	SD_DQS high to Data valid (read) - setup <sup>6</sup>	t <sub>IS</sub>		1	ns
DD10	SD_DQS high to Data invalid (read) - hold <sup>7</sup>	t <sub>IH</sub>	0.25 x t <sub>CK</sub> + 1	—	ns
DD11	SD_DQS falling edge to CLKOUT high - setup	t <sub>DSS</sub>	0.5	—	ns
DD12	SD_DQS falling edge to CLKOUT high - hold	t <sub>DSH</sub>	0.5	—	ns

#### Table 15. DDR Timing






Figure 14. DDR Read Timing

## 8.9 General Purpose I/O Timing

GPIO can be configured for certain pins of the QSPI, DDR control, timers, UARTS, FEC0, FEC1, Interrupts and USB interfaces. When in GPIO mode the timing specification for these pins is given in Table 16 and Figure 15.

	Table To. GFTO TITITING					
NUM	Characteristic	Symbol	Min	Max	Unit	
G1	CLKOUT High to GPIO Output Valid	t <sub>CHPOV</sub>	_	10	ns	
G2	CLKOUT High to GPIO Output Invalid	t <sub>CHPOI</sub>	1.0	—	ns	
G3	GPIO Input Valid to CLKOUT High	t <sub>PVCH</sub>	9	—	ns	
G4	CLKOUT High to GPIO Input Invalid	t <sub>CHPI</sub>	1.5	—	ns	

#### Table 16. GPIO Timing







Figure 15. GPIO Timing

#### 8.10 **Reset and Configuration Override Timing**

Table 17. Reset and Configuration Override Timing	g
$(V_{DD} = 2.7 \text{ to } 3.6 \text{ V}, V_{SS} = 0 \text{ V}, T_{A} = T_{L} \text{ to } T_{H})^{1}$	

NUM	Characteristic	Symbol	Min	Max	Unit
R1	RESET Input valid to CLKOUT High	t <sub>RVCH</sub>	9	_	ns
R2	CLKOUT High to RESET Input invalid	t <sub>CHRI</sub>	1.5	—	ns
R3	RESET Input valid Time <sup>2</sup>	t <sub>RIVT</sub>	5	—	t <sub>CYC</sub>
R4	CLKOUT High to RSTOUT Valid	t <sub>CHROV</sub>	_	10	ns
R5	RSTOUT valid to Config. Overrides valid	t <sub>ROVCV</sub>	0	—	ns
R6	Configuration Override Setup Time to RSTOUT invalid	t <sub>COS</sub>	20	—	t <sub>CYC</sub>
R7	Configuration Override Hold Time after RSTOUT invalid	t <sub>COH</sub>	0	—	ns
R8	RSTOUT invalid to Configuration Override High Impedance	t <sub>ROICZ</sub>	—	1 x t <sub>CYC</sub>	ns

 All AC timing is shown with respect to 50% OV<sub>DD</sub> levels unless otherwise noted.
 <sup>2</sup> During low power STOP, the synchronizers for the RESET input are bypassed and RESET is asserted asynchronously to the system. Thus, RESET must be held a minimum of 100 ns.



1. Refer to the Coldfire Integration Module (CIM) section for more information.



# 8.11.4 MII Serial Management Channel Timing (FEC*n*\_MDIO and FEC*n*\_MDC)

Table 21 lists MII serial management channel timings. The FEC functions correctly with a maximum MDC frequency of 2.5 MHz.

Num	Characteristic	Min	Max	Unit
M10	FEC <i>n_</i> MDC falling edge to FEC <i>n_</i> MDIO output invalid (minimum propagation delay)	0	_	ns
M11	FECn_MDC falling edge to FECn_MDIO output valid (max prop delay)		25	ns
M12	FECn_MDIO (input) to FECn_MDC rising edge setup	10	_	ns
M13	FECn_MDIO (input) to FECn_MDC rising edge hold	0	_	ns
M14	FECn_MDC pulse width high	40%	60%	MDC period
M15	FECn_MDC pulse width low	40%	60%	MDC period

Table 21. MII Serial Management Channel Timing

Figure 19 shows MII serial management channel timings listed in Table 21.




Figure 19. MII Serial Management Channel Timing Diagram




# 8.11.5 USB Interface AC Timing Specifications

Table 22 lists USB Interface timings.

Num	Characteristic	Min	Max	Units		
US1	USB_CLK frequency of operation	48	48	MHz		
US2	USB_CLK fall time ( $V_{IH} = 2.4 \text{ V to } V_{IL} = 0.5 \text{ V}$ )	—	2	ns		
US3	USB_CLK rise time ( $V_{IL} = 0.5 \text{ V to } V_{IH} = 2.4 \text{ V}$ )	_	2	ns		
US4	USB_CLK duty cycle (at 0.5 x O V <sub>DD</sub> )	45	55	%		
	Data Inputs					
US5	USB_RP, USB_RN, USB_RXD valid to USB_CLK high	6	—	ns		
US6	USB_CLK high to USB_RP, USB_RN, USB_RXD invalid	6		ns		
	Data Outputs					
US7	USB_CLK high to USB_TP, USB_TN, USB_SUSP valid	—	12	ns		
US8	USB_CLK high to USB_TP, USB_TN, USB_SUSP invalid	3	_	ns		

Figure 20 shows USB interface timings listed in Table 22.







# 8.12 I<sup>2</sup>C Input/Output Timing Specifications

Table 23 lists specifications for the  $I^2C$  input timing parameters shown in Figure 21.

Num	Characteristic	Min	Max	Units
11	Start condition hold time	2 x t <sub>CYC</sub>	—	ns
12	Clock low period	8 x t <sub>CYC</sub>	_	ns
13	I2C_SCL/I2C_SDA rise time (V <sub>IL</sub> = 0.5 V to V <sub>IH</sub> = 2.4 V)	_	1	ms
14	Data hold time	0	_	ns
15	I2C_SCL/I2C_SDA fall time ( $V_{IH} = 2.4$ V to $V_{IL} = 0.5$ V)	_	1	ms
16	Clock high time	4 x t <sub>CYC</sub>	_	ns
17	Data setup time	0	—	ns
18	Start condition setup time (for repeated start condition only)	2 x t <sub>CYC</sub>	—	ns
19	Stop condition setup time	2 x t <sub>CYC</sub>	_	ns

## Table 23. I<sup>2</sup>C Input Timing Specifications between I2C\_SCL and I2C\_SDA

Table 24 lists specifications for the I<sup>2</sup>C output timing parameters shown in Figure 21.

Table 24.	I <sup>2</sup> C Output	Timing	Specifications	between I2C	_SCL and I2C_	SDA
-----------	-------------------------	--------	----------------	-------------	---------------	-----

Num	Characteristic	Min	Max	Units
11 <sup>1</sup>	Start condition hold time	6 x t <sub>CYC</sub>	—	ns
l2 <sup>1</sup>	Clock low period	10 x t <sub>CYC</sub>	—	ns
13 <sup>2</sup>	I2C_SCL/I2C_SDA rise time $(V_{IL} = 0.5 \text{ V to } V_{IH} = 2.4 \text{ V})$	_	_	μs
14 <sup>1</sup>	Data hold time	7 x t <sub>CYC</sub>	—	ns
15 <sup>3</sup>	I2C_SCL/I2C_SDA fall time ( $V_{IH} = 2.4 \text{ V to } V_{IL} = 0.5 \text{ V}$ )		3	ns
16 <sup>1</sup>	Clock high time	10 x t <sub>CYC</sub>	—	ns
17 <sup>1</sup>	Data setup time	2 x t <sub>CYC</sub>	_	ns
18 <sup>1</sup>	Start condition setup time (for repeated start condition only)	20 x t <sub>CYC</sub>	_	ns
19 <sup>1</sup>	Stop condition setup time	10 x t <sub>CYC</sub>	—	ns

Output numbers depend on the value programmed into the IFDR; an IFDR programmed with the maximum frequency (IFDR = 0x20) results in minimum output timings as shown in Table 24. The I<sup>2</sup>C interface is designed to scale the actual data transition time to move it to the middle of the I2C\_SCL low period. The actual position is affected by the prescale and division values programmed into the IFDR; however, the numbers given in Table 24 are minimum values.

<sup>2</sup> Because I2C\_SCL and I2C\_SDA are open-collector-type outputs, which the processor can only actively drive low, the time I2C\_SCL or I2C\_SDA take to reach a high level depends on external signal capacitance and pull-up resistor values.

<sup>3</sup> Specified at a nominal 50-pF load.





Figure 21 shows timing for the values in Table 23 and Table 24.




Figure 21. I<sup>2</sup>C Input/Output Timings

## 8.13 DMA Timers Timing Specifications

### Table 25. Timer Module AC Timing Specifications

Name	Characteristic <sup>1</sup>	Min	Max	Unit
T1	T0IN / T1IN / T2IN / T3IN cycle time	3 x t <sub>CYC</sub>	_	ns
T2	T0IN / T1IN / T2IN / T3IN pulse width	1 x t <sub>CYC</sub>		ns

<sup>1</sup> All timing references to CLKOUT are given to its rising edge.

## 8.14 **QSPI Electrical Specifications**

### Table 26. QSPI Modules AC Timing Specifications

Name	Characteristic	Min	Max	Unit
QS1	QSPI_CS[3:0] to QSPI_CLK	1	510	t <sub>CYC</sub>
QS2	QSPI_CLK high to QSPI_DOUT valid.	_	10	ns
QS3	QSPI_CLK high to QSPI_DOUT invalid (Output hold)	2		ns
QS4	QSPI_DIN to QSPI_CLK (Input setup)	9		ns
QS5	QSPI_DIN to QSPI_CLK (Input hold)	9		ns



1

## 8.16 Debug AC Timing Specifications

Table 28 lists specifications for the debug AC timing parameters shown in Figure 28.

Num	Characteristic	166 N	Units	
		Min	Max	Onits
D0	PSTCLK cycle time	—	0.5	t <sub>CYC</sub>
D1	PST, DDATA to PSTCLK setup	4		ns
D2	CLKOUT to PST, DDATA hold	1.0	_	ns
D3	DSI-to-DSCLK setup	1 x t <sub>CYC</sub>	_	ns
D4 <sup>1</sup>	DSCLK-to-DSO hold	4 x t <sub>CYC</sub>		ns
D5	DSCLK cycle time	5 x t <sub>CYC</sub>		ns
D6	BKPT input data setup time to PSTCLK Rise	4	_	ns
D7	BKPT input data hold time to PSTCLK Rise	1.5	_	ns
D8	PSTCLK high to BKPT high Z	0.0	10.0	ns

#### Table 28. Debug AC Timing Specification

DSCLK and DSI are synchronized internally. D4 is measured from the synchronized DSCLK input relative to the rising edge of PSTCLK.

Figure 27 shows real-time trace timing for the values in Table 28.





Figure 27. Real-Time Trace AC Timing

Figure 28 shows BDM serial port AC timing for the values in Table 28.









# 9 Documentation

Documentation regarding the MCF5275 and their development support tools is available from a local Freescale distributor, a Freescale semiconductor sales office, the Freescale Literature Distribution Center, or through the Freescale web address at http://www.freescale.com/coldfire.

# 10 Revision History

Table 29 provides a revision history for this hardware specification.

Table 29	. Document	Revision	History
----------	------------	----------	---------

Rev. No.	Substantive Change(s)
0	Initial release.
1	Added Figure 6.
1.1	Removed duplicate information in the module description sections. The information is all in the Signals Description Table.
1.2	<ul> <li>Removed Overview, Features, Signal Descriptions, Modes of Operation, and Address Multiplexing sections. This information can be found in the MCF5275 Reference Manual.</li> <li>Removed list of documentation in Section 9, "Documentation.". An up-to-date list is always available on our web site.</li> <li>Changed CLKOUT -&gt; PSTCLK in Section 8.16, "Debug AC Timing Specifications."</li> <li>Table 10: Update V<sub>DD</sub> spec from 1.35-1.65 to 1.4-1.6.</li> <li>Table 13: Timings B6a, B6b, B6c, B7, B7a, B9, B12 updated: B6a, B6b, B6c maximum changed from "0.5t<sub>CYC</sub> + 5" to "0.5t<sub>CYC</sub> + 5.5" B7, B7a minimum changed from "0.5t<sub>CYC</sub> + 1.5" to "0.5t<sub>CYC</sub> + 1.0"</li> </ul>
1.3	Added Section 5.2.1, "Supply Voltage Sequencing and Separation Cautions." Added thermal characteristics for 196 MAPBGA in Table 8. Updated package dimensions drawing, Figure 6.
2	Removed second sentence from Section 8.11.1, "MII Receive Signal Timing (FECn_RXD[3:0], FECn_RXDV, FECn_RXER, and FECn_RXCLK)," and Section 8.11.2, "MII Transmit Signal Timing (FECn_TXD[3:0], FECn_TXEN, FECn_TXER, FECn_TXCLK)," regarding no minimum frequency requirement for TXCLK. Removed third and fourth paragraphs from Section 8.11.2, "MII Transmit Signal Timing (FECn_TXD[3:0], FECn_TXEN, FECn_TXER, FECn_TXCLK)," as this feature is not supported on this device.
3	Corrected Ordering Information, Table 6. Figure 2: Moved PLLV <sub>DD</sub> from 1.5V to 3.3V supply line and corrected relevant text in sections below table. Table 10: Corrected maximum "Input High Voltage 3.3V I/O Pads", V <sub>IH</sub> specification.
4	Table 10, added PLL supply voltage row