



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Not For New Designs
Core Processor	SH2A
Core Size	32-Bit Single-Core
Speed	160MHz
Connectivity	CANbus, EBI/EMI, SCI, SPI, UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	85
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 16x12b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	120-LQFP
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f72375adfp-v0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Classification	Symbol	I/O	Name	Function
I/O ports	PA18 to PA15, PA9 to PA6, PA1, PA0	I/O	General port	Ten general input/output port pins.
	PB21 to PB16, PB4 to PB0* <sup>2</sup>	I/O	General port	Eleven general input/output port pins.
	PC15 to PC0	I/O	General port	Sixteen general input/output port pins.
	PD15 to PD0	I/O	General port	Sixteen general input/output port pins.
	PE15 to PE0	I/O	General port	Sixteen general input/output port pins.
	PF15 to PF0	Input	General port	Sixteen general input port pins.
User debugging interface	ТСК	Input	Test clock	Test-clock input pin.
	TMS	Input	Test mode select	Test-mode select signal input pin.
(	TDI	Input	Test data input	Serial input pin for instructions and data.
	TDO	Output	Test data output	Serial output pin for instructions and data.
	TRST	Input	Test reset	Initialization-signal input pin. Input a low level when not using the H-UDI.
Advanced user debugger (AUD)	AUDATA3 to AUDATA0	Output	AUD data	Branch destination/source address output pin
	AUDCK	Output	AUD clock	Sync clock output pin
	AUDSYNC	Output	AUD sync signal	Data start-position acknowledge- signal output pin

		Initial		
Bit	Bit Name	Value	R/W	Description
3	_	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2 to 0	PFC[2:0]	101	R/W	Peripheral Clock (Pø) Frequency Division Ratio
				These bits specify the frequency division ratio of the peripheral clock. Settings must be such that the output clock signal is at a frequency no higher than 40 MHz and no higher than that of $B\phi$ in the case of the SH7239A and SH7237A, and no higher than 50 MHz and no higher than that of $B\phi$ in the case of the SH7239B and SH7237B.
				000: × 1
				001: × 1/2
				010: Setting prohibited
				011:×1/4
				100: Setting prohibited
				101: × 1/8
				Others: Setting prohibited

Interrupt         Setting Unit         Setting Unit           Interrupt         Corresponding IPR (Bit)         Setting Unit         Default           NMI         11         H'000002C to H'0000002F         16         —         —         High           NMI         12         H'000002C to H'0000002F         16         —         —         High           UBC         12         H'0000038 to H'0000003B         15         —         —         —           H-UDI         14         H'0000003B         15         —         —         —           IRQ         IRQ0         64         H'0000010 to H'0000010B         0 to 15 (0)         IPR01 (15 to 12)         —           IRQ1         65         H'0000016 to H'0000010B         0 to 15 (0)         IPR01 (7 to 4)         —           IRQ2         66         H'0000016 to H'0000010B         0 to 15 (0)         IPR01 (3 to 0)         —           IRQ4         68         H'00000118 to H'00000118         0 to 15 (0)         IPR02 (11 to 8)         —           IRQ6         70         H'00000118 to H'00000118         0 to 15 (0)         IPR02 (7 to 4)         —           IRQ6         70         H'0000016 to H'0000016 to H'0000016 to H'0000018 to H'0000016 to         0 to 15			Inte	errupt Vector	_		IPR	
NMI         11         H'000002C to H'000002F         16           High High Hopo00038           UBC         12         H'0000030 to H'0000038         15              H-UDI         14         H'0000038 to H'00000108         15              IRQ         IRQ0         64         H'00000100 to H'00000107         0 to 15 (0)         IPR01 (15 to 12)            IRQ1         65         H'0000108 to H'00000107         0 to 15 (0)         IPR01 (7 to 4)            IRQ2         66         H'0000010C to H'0000010F         0 to 15 (0)         IPR01 (3 to 0)            IRQ3         67         H'0000010C to H'0000010F         0 to 15 (0)         IPR02 (15 to 12)            IRQ4         68         H'00000116         0 to 15 (0)         IPR02 (11 to 8)            IRQ5         69         H'00000118         0 to 15 (0)         IPR02 (7 to 4)            IRQ6         70         H'00000173         0 to 15 (0)         IPR05 (7 to 4)            IRQ6         70         H'00000173         0 to 15 (0)         IPR05 (7 to 4)            ADI0	Interrupt Source Number		Vector	Vector Table Address Offset	Interrupt Priority (Initial Value)	Corresponding IPR (Bit)	Setting Unit Internal Priority	Default Priority
UBC         12         H'00000033         15             H-UDI         14         H'00000033         15             IRQ         14         H'00000038 to H'00000103         15             IRQ         IRQ0         64         H'00000100 to H'0000103         0 to 15 (0)         IPR01 (15 to 12)            IRQ         IRQ1         65         H'0000100 to H'0000107         0 to 15 (0)         IPR01 (11 to 8)            IRQ2         66         H'0000100 to H'00000107         0 to 15 (0)         IPR01 (3 to 0)            IRQ3         67         H'0000100 to H'00000107         0 to 15 (0)         IPR02 (15 to 12)            IRQ4         68         H'00000113         IPR02 (15 to 12)            IRQ5         69         H'00000114         0 to 15 (0)         IPR02 (11 to 8)            IRQ6         70         H'00000118 to H'00000117         0 to 15 (0)         IPR02 (7 to 4)            ROM, FLD         FIFE         91         H'00000170 to H'00000173         0 to 15 (0)         IPR05 (7 to 4)            ADC         ADI0         92         H'00000170 to	NMI		11	H'0000002C to H'0000002F	16	_		High ♠
H-UDI       14       H'0000038 to H'000003B       15           IRQ       IRQ0       64       H'000010 to H'0000103       0 to 15 (0)       IPR01 (15 to 12)          IRQ       IRQ1       65       H'0000104 to H'0000107       0 to 15 (0)       IPR01 (11 to 8)          IRQ2       66       H'0000100 to H'0000108       0 to 15 (0)       IPR01 (7 to 4)          IRQ3       67       H'000010C to H'000010F       0 to 15 (0)       IPR01 (3 to 0)          IRQ4       68       H'0000111 to H'0000113       0 to 15 (0)       IPR02 (15 to 12)          IRQ5       69       H'00000117       0 to 15 (0)       IPR02 (11 to 8)          IRQ6       70       H'00000118       0 to 15 (0)       IPR02 (11 to 8)          IRQ6       70       H'00000117       0 to 15 (0)       IPR02 (7 to 4)          ROM, FLD       FIFE       91       H'0000016C to H'00000173       15           ADC       ADI0       92       H'00000170 to H'00000173       0 to 15 (0)       IPR05 (7 to 4)          ADI1       96       H'00000180 to H'00000183       0 to 15 (0)       IPR17 (7 to 4)	UBC		12	H'0000030 to H'0000033	15	_	_	-
IRQ         IRQ0         64         H'0000100 to H'0000103         0 to 15 (0)         IPR01 (15 to 12)	H-UDI		14	H'00000038 to H'0000003B	15	_		-
IRQ1         65         H'00000104 to H'00000107         0 to 15 (0)         IPR01 (11 to 8)	IRQ	IRQ0	64	H'00000100 to H'00000103	0 to 15 (0)	IPR01 (15 to 12)		-
IRQ2         66         H'0000108 to H'000010B         0 to 15 (0) 0 to 15 (0)         IPR01 (7 to 4)            IRQ3         67         H'000010C to H'000010F         0 to 15 (0)         IPR01 (3 to 0)            IRQ4         68         H'0000110 to H'0000113         0 to 15 (0)         IPR02 (15 to 12)            IRQ5         69         H'0000114 to H'0000117         0 to 15 (0)         IPR02 (11 to 8)            IRQ6         70         H'0000118 to H'0000118         0 to 15 (0)         IPR02 (7 to 4)            ROM, FLD         FIFE         91         H'000016C to H'000016F         15             ADC         ADI0         92         H'0000180 to H'0000183         0 to 15 (0)         IPR05 (7 to 4)            AD1         96         H'0000180 to H'0000183         0 to 15 (0)         IPR05 (3 to 0)          Low		IRQ1	65	H'00000104 to H'00000107	0 to 15 (0)	IPR01 (11 to 8)	_	-
IRQ3         67         H'000010C to H'000010F         0 to 15 (0)         IPR01 (3 to 0)            IRQ4         68         H'00000110 to H'00000113         0 to 15 (0)         IPR02 (15 to 12)            IRQ5         69         H'00000114 to H'00000117         0 to 15 (0)         IPR02 (11 to 8)            IRQ6         70         H'0000118 to H'0000011B         0 to 15 (0)         IPR02 (7 to 4)            ROM, FLD         FIFE         91         H'0000016C to H'0000016F         15             ADC         ADI0         92         H'0000180 to H'00000183         0 to 15 (0)         IPR05 (7 to 4)            ADI1         96         H'0000190 to H'00000193         0 to 15 (0)         IPR17 (7 to 4)          -           ADI2         100         H'0000190 to H'0000193         0 to 15 (0)         IPR17 (7 to 4)          -		IRQ2	66	H'00000108 to H'0000010B	0 to 15 (0)	IPR01 (7 to 4)	_	-
IRQ4         68         H'00000110 to H'00000113         0 to 15 (0)         IPR02 (15 to 12)         —           IRQ5         69         H'00000114 to H'00000117         0 to 15 (0)         IPR02 (11 to 8)         —           IRQ6         70         H'00000118 to H'00000118         0 to 15 (0)         IPR02 (7 to 4)         —           ROM, FLD         FIFE         91         H'0000016C to H'0000016F         15         —         —           ADC         ADI0         92         H'00000180 to H'00000183         0 to 15 (0)         IPR05 (7 to 4)         —           ADI1         96         H'00000193         0 to 15 (0)         IPR05 (3 to 0)         —           ADI2         100         H'00000193         0 to 15 (0)         IPR17 (7 to 4)         —		IRQ3	67	H'0000010C to H'0000010F	0 to 15 (0)	IPR01 (3 to 0)		-
IRQ5         69         H'00000114 to H'00000117         0 to 15 (0)         IPR02 (11 to 8)            IRQ6         70         H'00000118 to H'0000011B         0 to 15 (0)         IPR02 (7 to 4)            ROM, FLD         FIFE         91         H'0000016C to H'0000016F         15             ADC         ADI0         92         H'00000170 to H'00000173         0 to 15 (0)         IPR05 (7 to 4)            AD11         96         H'00000190 to H'00000193         0 to 15 (0)         IPR05 (3 to 0)            ADI2         100         H'00000193         0 to 15 (0)         IPR17 (7 to 4)          Low		IRQ4	68	H'00000110 to H'00000113	0 to 15 (0)	IPR02 (15 to 12)		-
IRQ6         70         H'00000118 to H'0000011B         0 to 15 (0)         IPR02 (7 to 4)         —           ROM, FLD         FIFE         91         H'0000016C to H'0000016F         15         —         —           ADC         ADI0         92         H'00000170 to H'00000173         0 to 15 (0)         IPR05 (7 to 4)         —           ADC         ADI1         96         H'00000180 to H'00000183         0 to 15 (0)         IPR05 (3 to 0)         —           ADI2         100         H'00000190 to H'00000193         0 to 15 (0)         IPR17 (7 to 4)         —         Low		IRQ5	69	H'00000114 to H'00000117	0 to 15 (0)	IPR02 (11 to 8)		-
ROM, FLD         FIFE         91         H'0000016C to H'0000016F         15         —         _		IRQ6	70	H'00000118 to H'0000011B	0 to 15 (0)	IPR02 (7 to 4)		-
ADC         ADI0         92         H'00000170 to H'00000173         0 to 15 (0)         IPR05 (7 to 4)         —           ADI1         96         H'00000180 to H'00000183         0 to 15 (0)         IPR05 (3 to 0)         —           ADI2         100         H'00000190 to H'00000193         0 to 15 (0)         IPR17 (7 to 4)         —         V	ROM, FLD	FIFE	91	H'0000016C to H'0000016F	15	_	_	-
ADI1       96       H'00000180 to H'00000183       0 to 15 (0)       IPR05 (3 to 0)       —         ADI2       100       H'00000190 to H'00000193       0 to 15 (0)       IPR17 (7 to 4)       —       ▼	ADC	ADI0	92	H'00000170 to H'00000173	0 to 15 (0)	IPR05 (7 to 4)		-
ADI2 100 H'00000190 to 0 to 15 (0) IPR17 (7 to 4) — H'00000193 Low		ADI1	96	H'00000180 to H'00000183	0 to 15 (0)	IPR05 (3 to 0)	_	-
		ADI2	100	H'00000190 to H'00000193	0 to 15 (0)	IPR17 (7 to 4)	_	Low

# Table 6.4 Interrupt Exception Handling Vectors and Priorities

## 8.5.10 DTC Activation Priority Order

If multiple DTC activation requests are generated while the DTC is inactive, whether to start the DTC transfer from the first activation request\* or according to the DTC activation priority can be selected through the DTPR bit setting in the bus function extending register (BSCEHR). If multiple activation requests are generated while the DTC is active, transfer is performed according to the DTC activation priority. Figure 8.17 shows an example of DTC activation according to the priority.

Note: \* When one DTC-activation request is generated before another, transfer starts with the first request. When an activation request with a higher priority is generated before a pending DTC request is accepted, transfer starts for the request with higher priority. Timing of DTC request generation varies according to the operating state of internal buses.

Description

# Table 11.18 TIORH\_4 (Channel 4)

Bit 7 IOB3	Bit 6 IOB2	Bit 5 IOB1	Bit 4 IOB0	TGRB_4 Function	TIOC4B Pin Function					
0	0	0	0	Output	Output retained*					
			1	compare	Initial output is 0					
				register	0 output at compare match					
		1	0	-	Initial output is 0					
					1 output at compare match					
			1	-	Initial output is 0					
					Toggle output at compare match					
	1	0	0	Output retained						
			1	-	Initial output is 1					
					0 output at compare match					
		1	0	-	Initial output is 1					
					1 output at compare match					
			1	-	Initial output is 1					
					Toggle output at compare match					
1	Х	0	0	Input capture	Input capture at rising edge					
			1	register	Input capture at falling edge					
		1	Х	-	Input capture at both edges					
[Logon	41									

[Legend]

X: Don't care

Note: After power-on reset, 0 is output until TIOR is set. \*

#### (1) Example of PWM Mode Setting Procedure

Figure 11.25 shows an example of the PWM mode setting procedure.



Figure 11.25 Example of PWM Mode Setting Procedure

#### (2) Examples of PWM Mode Operation

Figure 11.26 shows an example of PWM mode 1 operation.

In this example, TGRA compare match is set as the TCNT clearing source, 0 is set for the TGRA initial output value and output value, and 1 is set as the TGRB output value.

In this case, the value set in TGRA is used as the period, and the values set in the TGRB registers are used as the duty levels.

Μφ		
TCNT input clock		
TCNT (underflow)	H'0000 H'FFFF	
Underflow signal		
TCFU flag		
TCIU interrupt		



#### (4) Status Flag Clearing Timing

After a status flag is read as 1 by the CPU, it is cleared by writing 0 to it. When the DMAC is activated, the flag is cleared automatically. Figures 11.115 and 116 show the timing for status flag clearing by the CPU, and figure 11.117 shows the timing for status flag clearing by the DMAC.



Figure 11.115 Timing for Status Flag Clearing by CPU (Channels 0 to 4)

## Table 16.3 SCSMR Settings

		SCSMR Settings						
n	Clock Source	CKS1	CKS0					
0	Ρφ	0	0					
1	Ρφ/4	0	1					
2	Ρφ/16	1	0					
3	Ρφ/64	1	1					

Note: The bit rate error in asynchronous is given by the following formula:

• When the ABCS bit in serial extended mode register (SCSEMR) is 0

Error (%) = 
$$\left\{ \frac{P\phi \times 10^{6}}{(N+1) \times B \times 64 \times 2^{2n-1}} - 1 \right\} \times 100$$

• When the ABCS bit in serial extended mode register (SCSEMR) is 1

$$Error (\%) = \left\{ \frac{P \phi \times 10^6}{(N+1) \times B \times 32 \times 2^{2n-1}} - 1 \right\} \times 100$$

#### (1) Transmit/Receive Formats

Table 16.16 shows the transfer formats that can be selected in asynchronous mode. Any of 12 transfer formats can be selected according to the SCSMR settings.

Table 16.16	Serial Transfer	Formats	(Asynchronous	Mode)
-------------	-----------------	---------	---------------	-------

	SCSMR	Setting	s	Serial Transfer Format and Frame Length											
CHR	PE	MP	STOP	1	2	3	4	5	6	7	8	9	10	11	12
0	0	0	0	S				8-bit	data				STOP		
0	0	0	1	S				8-bit	data				STOP	STOP	-
0	1	0	0	S				8-bit	data				Р	STOP	-
0	1	0	1	S				8-bit	data				Р	STOP	STOP
1	0	0	0	S			7.	-bit da	ita			STOF	-		
1	0	0	1	S			7.	-bit da	ita			STOP	STOF	-	
1	1	0	0	S			7.	-bit da	ita			Р	STOP	-	
1	1	0	1	S			7.	-bit da	ita			Р	STOP	STOP	-
0	x	1	0	S				8-bit	data				MPB	STOP	-
0	x	1	1	S				8-bit	data				MPB	STOP	STOP
1	х	1	0	S			7.	-bit da	ita			MPB	STOF	-	
1	x	1	1	S			7-	bit da	ita			MPB	STOP	STOP	
[Legend] S: S	tart bit														

STOP: Stop bit

P: Parity bit

MPB: Multiprocessor bit

x: Don't care

x. Dont care

#### 16.7.6 Note on Using DTC

When the external clock source is used for the clock for synchronization, input the external clock after waiting for five or more cycles of the peripheral operating clock after SCTDR is modified through the DTC. If a transmit clock is input within four cycles after SCTDR is modified, a malfunction may occur (figure 16.23).



Figure 16.23 Example of Clock Synchronous Transfer Using DTC

When data is written to SCTDR by activating the DTC by a TXI interrupt, the TEND flag value becomes undefined. In this case, do not use the TEND flag as the transmit end flag.

## 16.7.7 Note on Using External Clock in Clock Synchronous Mode

TE and RE must be set to 1 after waiting for four or more cycles of the peripheral operating clock after the SCK external clock is changed from 0 to 1.

TE and RE must be set to 1 only while the SCK external clock is 1.

## 16.7.8 Module Standby Mode Setting

SCI operation can be disabled or enabled using the standby control register. The initial setting is for SCI operation to be halted. Register access is enabled by clearing module standby mode. For details, refer to section 26, Power-Down Modes.

## 16.7.9 Note for RXD Pin State on Setting RE Bit

To use the SCI, be sure to drive the RXD pin state high before setting the RE bit to 1. If the RE bit is set to 1 with the RXD pin being low, reception may be started.

# (2-9) Transfer Operation Flowchart

Figure 18.24 shows an example of transfer operation flowchart for using the RSPI in master mode during SPI operation.



Figure 18.24 Example of Transfer Operation Flowchart in Master Mode

## 21.1.3 Port A Pull-Up MOS Control Registers H and L (PAPCRH and PAPCRL)

PAPCRH and PAPCRL control on and off of the input pull-up MOS of port A in bits.

## (1) Port A Pull-Up MOS Control Register H (PAPCRH)

Bit:	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	-	-	-	-	PA18 PCR	PA17 PCR	PA16 PCR
Initial value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W:	R	R	R	R	R	R	R	R	R	R	R	R	R	R/W	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
15 to 3	_	All 0	R	Reserved
				These bits are always read as 0. The write value should always be 0.
2	PA18PCR	0	R/W	The corresponding input pull-up MOS turns on when
1	PA17PCR	0	R/W	one of these bits is set to 1.
0	PA16PCR	0	R/W	_

#### 22.4.1 Register Descriptions

Port D has the following registers. See section 28, List of Registers for details on the register address and states in each operating mode.

#### Table 22.7Register Configuration

Register Name	Abbreviation	R/W	Initial Value	Address	Access Size
Port D data register L	PDDRL	R/W	H'0000	H'FFFE3982	8, 16
Port D port register L	PDPRL	R	—	H'FFFE399E	8, 16

#### 22.4.2 Port D Data Register L (PDDRL)

PDDRL is a 16-bit readable/writable registers that stores port D data. When a pin function is general output, if a value is written to PDDRL, the value is output directly from the pin, and if PDDRL is read, the register value is returned directly regardless of the pin state. When a pin function is general input, if PDDRL is read, the pin state, not the register value, is returned directly. If a value is written to PDDRL, although that value is written into PDDRL, it does not affect the pin state.

Table 22.8 summarizes read/write operations of port D data register.

Bit	: 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	PD15 DR	PD14 DR	PD13 DR	PD12 DR	PD11 DR	PD10 DR	PD9 DR	PD8 DR	PD7 DR	PD6 DR	PD5 DR	PD4 DR	PD3 DR	PD2 DR	PD1 DR	PD0 DR
Initial value	: 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	: R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit	Bit Name	Initial Value	R/W	Description
7	ROMAE	0	R/(W)*	<ul> <li>An access command is issued to an address other than ROM program/erase addresses H'80800000 to H'80807FFF while the user boot MAT is selected.</li> </ul>
				<ul> <li>A 0 is written to this bit after reading a 1 from the ROMAE bit.</li> </ul>
6, 5	_	All 0	R	Reserved The write value should always be 0; otherwise normal operation cannot be guaranteed.
4	CMDLK	0	R	<ul> <li>FCU Command Lock</li> <li>Indicates whether the FCU is in command-locked state (see section 23.9.3, Error Protection).</li> <li>0: The FCU is not in a command-locked state</li> <li>1: The FCU is in a command-locked state</li> <li>[Setting condition]</li> <li>The FCU detects an error and enters command-locked state.</li> <li>[Clearing condition]</li> <li>The FCU completes the status-clear command processing while FASTAT is H'10.</li> </ul>
3	EEPAE	0	R/(W)*	FLD Access Error Refer to section 24, Data Flash (FLD).
2	EEPIFE	0	R/(W)*	FLD Instruction Fetch Error Refer to section 24, Data Flash (FLD).
1	EEPRPE	0	R/(W)*	FLD Read Protect Error Refer to section 24, Data Flash (FLD).
0	EEPWPE	0	R/(W)*	FLD Program/Erase Protect Error Refer to section 24, Data Flash (FLD).

Note: \* Only 0 can be written to clear the flag after 1 is read.

## 26.3.5 Standby Control Register 5 (STBCR5)

STBCR5 is an 8-bit readable/writable register that controls the operation of modules in powerdown modes. STBCR5 is initialized to H'FF by a power-on reset but retains its previous value by a manual reset or in software standby mode. Only byte access is possible.

Bit:	7	6	5	4	3	2	1	0
	MSTP 57	MSTP 56	MSTP 55	-	-	MSTP 52	MSTP 51	MSTP 50
Initial value:	1	1	1	1	1	1	1	1
R/W:	R/W	R/W	R/W	R	R	R/W	R/W	R/W

		Initial		
Bit	Bit Name	Value	R/W	Description
7	MSTP57	1	R/W	Module Stop 57
				When the MSTP57 bit is set to 1, the supply of the clock to the SCI0 is halted.
				0: SCI0 runs.
				1: Clock supply to SCI0 halted.
6	MSTP56	1	R/W	Module Stop 56
				When the MSTP56 bit is set to 1, the supply of the clock to the SCI1 is halted.
				0: SCI1 runs.
				1: Clock supply to SCI1 halted.
5	MSTP55	1	R/W	Module Stop 55
				When the MSTP55 bit is set to 1, the supply of the clock to the SCI2 is halted.
				0: SCI2 runs.
				1: Clock supply to SCI2 halted.
4, 3	_	All 1	R	Reserved
				These bits are always read as 1. The write value should always be 1.



Module Name	Register Name	Abbreviation	Number of Bits	Address	Access Size
MTU2	Timer general register W_5	TGRW_5	16	H'FFFE40A2	16
	Timer compare match clear register	TCNTCMPCLR	8	H'FFFE40B6	8
	Timer start register	TSTR	8	H'FFFE4280	8, 16
	Timer synchronous register	TSYR	8	H'FFFE4281	8
	Timer counter synchronous start register	TCSYSTR	8	H'FFFE4282	8
	Timer read/write enable register	TRWER	8	H'FFFE4284	8
	Timer output master enable register	TOER	8	H'FFFE420A	8
	Timer output control register 1	TOCR1	8	H'FFFE420E	8, 16
	Timer output control register 2	TOCR2	8	H'FFFE420F	8
	Timer gate control register	TGCR	8	H'FFFE420D	8
	Timer cycle control register	TCDR	16	H'FFFE4214	16, 32
	Timer dead time data register	TDDR	16	H'FFFE4216	16
	Timer subcounter	TCNTS	16	H'FFFE4220	16, 32
-	Timer cycle buffer register	TCBR	16	H'FFFE4222	16
	Timer interrupt skipping set register	TITCR	8	H'FFFE4230	8, 16
	Timer interrupt skipping counter	TITCNT	8	H'FFFE4231	8
	Timer buffer transfer set register	TBTER	8	H'FFFE4232	8
	Timer dead time enable register	TDER	8	H'FFFE4234	8
	Timer waveform control register	TWCR	8	H'FFFE4260	8
	Timer output level buffer register	AbbreviationOf BitsAdditTGRW_516H'FFTCNTCMPCLR8H'FFTSTR8H'FFTSYR8H'FFTCSYSTR8H'FFTCSYSTR8H'FFTOER8H'FFTOCR18H'FFTCDR16H'FFTCDR16H'FFTCDR16H'FFTCDR16H'FFTCDR16H'FFTCDR16H'FFTICR8H'FFTITCR8H'FFTITCR8H'FFTITCR8H'FFTDER8H'FFTOLBR8H'FFTIORL_3S8H'FFTIORL_3S8H'FFTGRA_3S16H'FFTGRA_3S16H'FFTGRA_3S16H'FFTGRA_3S16H'FFTGRA_3S16H'FFTGRA_3S16H'FFTGRA_3S16H'FFTGRA_3S16H'FFTGRA_3S16H'FFTGRA_3S16H'FFTGRA_3S16H'FFTGRA_3S16H'FFTGRA_3S16H'FFTGRA_3S16H'FFTGRA_3S16H'FFTGRA_3S16H'FFTGRA_3S16H'FFTGRA_3S16H'FFTGRA_3S16H'FFTGRA_3S <td< td=""><td>H'FFFE4236</td><td>8</td></td<>	H'FFFE4236	8	
MTU2S	Timer control register_3S	TCR_3S	8	H'FFFE4A00	8, 16, 32
	Timer mode register_3S	TMDR_3S	8	H'FFFE4A02	8, 16
	Timer I/O control register H_3S	TIORH_3S	8	H'FFFE4A04	8, 16, 32
	Timer I/O control register L_3S	TIORL_3S	8	H'FFFE4A05	8
	Timer interrupt enable register_3S	TIER_3S	8	H'FFFE4A08	8, 16
	Timer status register_3S	TSR_3S	8	H'FFFE4A2C	8, 16
	Timer counter_3S	TCNT_3S	16	H'FFFE4A10	16, 32
	Timer general register A_3S	TGRA_3S	16	H'FFFE4A18	16, 32
	Timer general register B_3S	TGRB_3S	16	H'FFFE4A1A	16
	Timer general register C_3S	TGRC_3S	16	H'FFFE4A24	16, 32

Module Name	Register	Power-on Reset	Manual Reset	Software Standby	Module Standby	Sleep
SCIF	SCFDR_3	Initialized	Retained	Retained	Retained	Retained
	SCSPTR_3	Initialized*5	Retained	Retained	Retained	Retained
	SCLSR_3	Initialized	Retained	Retained	Retained	Retained
	SCSEMR_3	Initialized	Retained	Retained	Retained	Retained
RSPI	SPCR	Initialized	Retained	Retained	Initialized	Retained
	SSLP	Initialized	Retained	Retained	Initialized	Retained
	SPPCR	Initialized	Retained	Retained	Initialized	Retained
	SPSR	Initialized	Retained	Retained	Initialized	Retained
	SPDR	Initialized	Retained	Retained	Initialized	Retained
	SPSCR	Initialized	Retained	Retained	Initialized	Retained
	SPSSR	Initialized	Retained	Retained	Initialized	Retained
	SPBR	Initialized	Retained	Retained	Initialized	Retained
	SPDCR	Initialized	Retained	Retained	Initialized	Retained
	SPCKD	Initialized	Retained	Retained	Initialized	Retained
	SSLND	Initialized	Retained	Retained	Initialized	Retained
	SPND	Initialized	Retained	Retained	Initialized	Retained
	SPCMD0	Initialized	Retained	Retained	Initialized	Retained
	SPCMD1	Initialized	Retained	Retained	Initialized	Retained
	SPCMD2	Initialized	Retained	Retained	Initialized	Retained
	SPCMD3	Initialized	Retained	Retained	Initialized	Retained

Item		Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Input high voltage	RES, MRES, NMI, MD0, FWE, ASEMD0, TRST, EXTAL	V <sub>IH</sub>	VCC - 0.7		VCC + 0.3	V	VCC = 4.5 to 5.5 V
	Analog ports	-	2.2	—	AVCC + 0.3	V	AVCC = 4.5 to 5.5 V
	Input pins other than above (excluding Schmitt pins)	-	2.2	_	VCC + 0.3	_	VCC = 4.5 to 5.5 V
Input low voltage	RES, MRES, NMI, MD0, FWE, ASEMD0, TRST, EXTAL	V <sub>IL</sub>	-0.3	—	0.5	V	VCC = 4.5 to 5.5 V
	Input pins other than above (excluding Schmitt pins)		-0.3		0.8	V	

## Table 29.5DC Characteristics (SH7239B and SH7237B)

# 29.5 Flash Memory Characteristics

#### Table 29.26 ROM (Flash Memory for Code Storage) Characteristics

Item		Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Programming	256 bytes	t <sub>P256</sub>		2	12	ms	$P\phi = 50 \text{ MHz},$
time	8 Kbytes	t <sub>P8K</sub>	_	45	100	ms	40 MHz
							$N_{\text{PEC}} \leq 100$
	256 bytes	t <sub>P256</sub>	—	2.4	14.4	ms	$P\phi = 50 \text{ MHz},$
	8 Kbytes	t <sub>P8K</sub>		54	120	ms	40 MHZ
							N <sub>PEC</sub> > 100
Erase time	8 Kbytes	t <sub>esk</sub>	—	50	120	ms	$P\phi = 50 \text{ MHz},$
	64 Kbytes	t <sub>E64K</sub>	—	400	875	ms	40 MHz
	128 Kbytes	t <sub>E128K</sub>	_	800	1750	ms	<sup>−</sup> N <sub>PEC</sub> ≤ 100
	8 Kbytes	t <sub>esk</sub>	_	60	144	ms	Pφ = 50 MHz,
	64 Kbytes	t <sub>E64K</sub>		480	1050	ms	40 MHz
	128 Kbytes	t <sub>E128K</sub>		960	2100	ms	<sup>-</sup> N <sub>PEC</sub> > 100
Rewrite/erase c	/cle* <sup>1</sup>	$N_{\text{pec}}$	1000* <sup>2</sup>	_	_	Times	
Suspend delay t	ime during writing	t <sub>spd</sub>	_	_	120	μs	Figure 29.37
First suspend de	elay time during	t <sub>sesd1</sub>	_	_	220 (P¢ = 20 MHz),	μs	Pφ = 50 MHz,
erasing (in susp	ension priority				130 (P¢ = 40 MHz),		40 MHz
mode)					120 (P¢ = 50 MHz)		-
Second suspend	$\mathbf{t}_{_{\text{SESD2}}}$		—	1.7	ms		
during erasing (in suspension priority mode)							
Suspend delay t	t <sub>seed</sub>	_	_	1.7	ms	-	
erasing (in erası							
Resume comma	nd interval time	t <sub>RESI</sub>	1.7	_	_	ms	
Data hold time*3	t	10		_	Years		

Notes: 1. Definition of rewrite/erase cycle:

The rewrite/erase cycle is the number of erasing for each block. When the rewrite/erase cycle is n times (n = 1000), erasing can be performed n times for each block. For instance, when 256-byte writing is performed 32 times for different addresses in 8-Kbyte block and then the entire block is erased, the rewrite/erase cycle is counted as one. However, writing to the same address for several times as one erasing is not enabled (over writing is prohibited).

2. This indicates the minimum number that guarantees the characteristics after rewriting. (The guaranteed value is in the range from one to the minimum number.)