
# E·XFL



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	e200z6
Core Size	32-Bit Single-Core
Speed	132MHz
Connectivity	CANbus, EBI/EMI, Ethernet, SCI, SPI
Peripherals	DMA, POR, PWM, WDT
Number of I/O	220
Program Memory Size	1.5MB (1.5M × 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	64K × 8
Voltage - Supply (Vcc/Vdd)	1.35V ~ 1.65V
Data Converters	A/D 40x12b
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	416-BBGA
Supplier Device Package	416-PBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc5553mvr132

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# 3.2 Thermal Characteristics

The shaded rows in the following table indicate information specific to a four-layer board.

			F			
Spec	MPC5553 Thermal Characteristic	Symbol	208 MAPBGA	324 PBGA	416 PBGA	Unit
1	Junction to ambient, natural convection (one-layer board) 1, 2	$R_{ ext{ heta}JA}$	41	30	29	°C/W
2	Junction to ambient, natural convection <sup>1, 3</sup> (four-layer board 2s2p)	R <sub>θJA</sub>	25	21	21	°C/W
3	Junction to ambient (@200 ft./min., one-layer board)	$R_{\thetaJMA}$	33	24	23	°C/W
4	Junction to ambient (@200 ft./min., four-layer board 2s2p)	R <sub>0JMA</sub>	22	17	18	°C/W
5	Junction to board (four-layer board 2s2p) <sup>4</sup>	$R_{\theta JB}$	15	12	13	°C/W
6	Junction to case <sup>5</sup>	R <sub>0JC</sub>	7	8	9	°C/W
7	Junction to package top, natural convection <sup>6</sup>	$\Psi_{JT}$	2	2	2	°C/W

### Table 3. MPC5553 Thermal Characteristics

<sup>1</sup> Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

<sup>2</sup> Per SEMI G38-87 and JEDEC JESD51-2 with the single-layer board horizontal.

- <sup>3</sup> Per JEDEC JESD51-6 with the board horizontal.
- <sup>4</sup> Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- <sup>5</sup> Indicates the average thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1) with the cold plate temperature used for the case temperature.
- <sup>6</sup> Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.

### 3.2.1 General Notes for Specifications at Maximum Junction Temperature

An estimation of the device junction temperature, T<sub>1</sub>, can be obtained from the equation:

$$T_{J} = T_{A} + (R_{\theta JA} \times P_{D})$$

where:

 $T_A$  = ambient temperature for the package (°C)

 $R_{\theta JA}$  = junction to ambient thermal resistance (°C/W)

 $P_D$  = power dissipation in the package (W)

The thermal resistance values used are based on the JEDEC JESD51 series of standards to provide consistent values for estimations and comparisons. The difference between the values determined for the single-layer (1s) board compared to a four-layer board that has two signal layers, a power and a ground plane (2s2p), demonstrate that the effective thermal resistance is not a constant. The thermal resistance depends on the:

- Construction of the application board (number of planes)
- Effective size of the board which cools the component
- Quality of the thermal and electrical connections to the planes



At a known board temperature, the junction temperature is estimated using the following equation:

 $T_{J} = T_{B} + (R_{\theta JB} \times P_{D})$ 

where:

 $T_J$  = junction temperature (°C)  $T_B$  = board temperature at the package perimeter (°C/W)

 $R_{\theta JB}$  = junction-to-board thermal resistance (°C/W) per JESD51-8

 $P_D$  = power dissipation in the package (W)

When the heat loss from the package case to the air does not factor into the calculation, an acceptable value for the junction temperature is predictable. Ensure the application board is similar to the thermal test condition, with the component soldered to a board with internal planes.

The thermal resistance is expressed as the sum of a junction-to-case thermal resistance plus a case-to-ambient thermal resistance:

 $R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$ 

where:

 $R_{\theta JA}$  = junction-to-ambient thermal resistance (°C/W)

 $R_{\theta JC}$  = junction-to-case thermal resistance (°C/W)

 $R_{\theta CA}$  = case-to-ambient thermal resistance (°C/W)

 $R_{\theta JC}$  is device related and is not affected by other factors. The thermal environment can be controlled to change the case-to-ambient thermal resistance,  $R_{\theta CA}$ . For example, change the air flow around the device, add a heat sink, change the mounting arrangement on the printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device. This description is most useful for packages with heat sinks where 90% of the heat flow is through the case to heat sink to ambient. For most packages, a better model is required.

A more accurate two-resistor thermal model can be constructed from the junction-to-board thermal resistance and the junction-to-case thermal resistance. The junction-to-case thermal resistance describes when using a heat sink or where a substantial amount of heat is dissipated from the top of the package. The junction-to-board thermal resistance describes the thermal performance when most of the heat is conducted to the printed circuit board. This model can be used to generate simple estimations and for computational fluid dynamics (CFD) thermal models.

To determine the junction temperature of the device in the application on a prototype board, use the thermal characterization parameter ( $\Psi_{JT}$ ) to determine the junction temperature by measuring the temperature at the top center of the package case using the following equation:


 $T_{J} = T_{T} + (\Psi_{JT} \times P_{D})$ where:  $T_{T} = \text{thermocouple temperature on top of the package (°C)}$  $\Psi_{JT} = \text{thermal characterization parameter (°C/W)}$  $P_{D} = \text{power dissipation in the package (W)}$ 

# the actual $I_{DD\_STBY}$ specifications (27d) listed in Table 9. Figure 2. fISTBY Worst-case Specifications

Figure 2 shows an approximate interpolation of the  $I_{STBY}$  worst-case specification to estimate values at different voltages and temperatures. The vertical lines shown at 25 °C, 60 °C, and 150 °C in Figure 2 are

**Electrical Characteristics** 

0.8V 1.0V ¥ 1.2V Temp (C)







### 3.7.1 Input Value of Pins During POR Dependent on V<sub>DD33</sub>

When powering up the device,  $V_{DD33}$  must not lag the latest  $V_{DDSYN}$  or RESET power pin ( $V_{DDEH6}$ ) by more than the  $V_{DD33}$  lag specification listed in Table 6, spec 8. This avoids accidentally selecting the bypass clock mode because the internal versions of PLLCFG[0:1] and RSTCFG are not powered and therefore cannot read the default state when POR negates.  $V_{DD33}$  can lag  $V_{DDSYN}$  or the RESET power pin ( $V_{DDEH6}$ ), but cannot lag both by more than the  $V_{DD33}$  lag specification. This  $V_{DD33}$  lag specification applies during power up only.  $V_{DD33}$  has no lead or lag requirements when powering down.

### 3.7.2 Power-Up Sequence (V<sub>RC33</sub> Grounded)

The 1.5 V V<sub>DD</sub> power supply must rise to 1.35 V before the 3.3 V V<sub>DDSYN</sub> power supply and the RESET power supply rises above 2.0 V. This ensures that digital logic in the PLL for the 1.5 V power supply does not begin to operate below the specified operation range lower limit of 1.35 V. Because the internal 1.5 V POR is disabled, the internal 3.3 V POR or the RESET power POR must hold the device in reset. Since they can negate as low as 2.0 V, V<sub>DD</sub> must be within specification before the 3.3 V POR and the RESET POR negate.




Figure 3. Power-Up Sequence (V<sub>RC33</sub> Grounded)

### 3.7.3 Power-Down Sequence (V<sub>RC33</sub> Grounded)

The only requirement for the power-down sequence with  $V_{RC33}$  grounded is if  $V_{DD}$  decreases to less than its operating range,  $V_{DDSYN}$  or the RESET power must decrease to less than 2.0 V before the  $V_{DD}$  power increases to its operating range. This ensures that the digital 1.5 V logic, which is reset only by an ORed POR and can cause the 1.5 V supply to decrease less than its specification value, resets correctly. See Table 6, footnote 1.



- $^{2}$  | V<sub>DDA0</sub> V<sub>DDA1</sub> | must be < 0.1 V.
- $^{3}$  V<sub>PP</sub> can drop to 3.0 V during read operations.
- <sup>4</sup> If standby operation is not required, connect V<sub>STBY</sub> to ground.
- <sup>5</sup> Applies to CLKOUT, external bus pins, and Nexus pins.
- <sup>6</sup> Maximum average RMS DC current.
- <sup>7</sup> Average current measured on Automotive benchmark.
- <sup>8</sup> Peak currents can be higher on specialized code.
- <sup>9</sup> High use current measured while running optimized SPE assembly code with all code and data 100% locked in cache (0% miss rate) with all channels of the eMIOS and eTPU running autonomously, plus the eDMA transferring data continuously from SRAM to SRAM. Higher currents are possible if an idle loop that crosses cache lines is run from cache. Design and write code to avoid this condition.
- <sup>10</sup> The current specification relates to average standby operation after SRAM has been loaded with data. For power up current see Section 3.7, "Power-Up/Down Sequencing", Figure 2.
- <sup>11</sup> Power requirements for the V<sub>DD33</sub> supply depend on the frequency of operation, load of all I/O pins, and the voltages on the I/O segments. Refer to Table 11 for values to calculate the power dissipation for a specific operation.
- <sup>12</sup> Power requirements for each I/O segment are dependent on the frequency of operation and load of the I/O pins on a particular I/O segment, and the voltage of the I/O segment. Refer to Table 10 for values to calculate power dissipation for specific operation. The total power consumption of an I/O segment is the sum of the individual power consumptions for each pin on the segment.
- $^{13}$  Absolute value of current, measured at  $V_{IL}$  and  $V_{IH}.$
- <sup>14</sup> Weak pullup/down inactive. Measured at V<sub>DDE</sub> = 3.6 V and V<sub>DDEH</sub> = 5.25 V. Applies to pad types: pad\_fc, pad\_sh, and pad\_mh.
- <sup>15</sup> Maximum leakage occurs at maximum operating temperature. Leakage current decreases by approximately one-half for each 8 °C to 12 °C, in the ambient temperature range of 50 °C to 125 °C. Applies to pad types: pad\_a and pad\_ae.
- $^{16}$  V<sub>SSA</sub> refers to both V<sub>SSA0</sub> and V<sub>SSA1</sub>. | V<sub>SSA0</sub> V<sub>SSA1</sub> | must be < 0.1 V.
- <sup>17</sup> Up to 0.6 V during power up and power down.



### 3.8.1 I/O Pad Current Specifications

The power consumption of an I/O segment depends on the usage of the pins on a particular segment. The power consumption is the sum of all output pin currents for a segment. The output pin current can be calculated from Table 10 based on the voltage, frequency, and load on the pin. Use linear scaling to calculate pin currents for voltage, frequency, and load parameters that fall outside the values given in Table 10.

Spec	Pad Type	Symbol	Frequency (MHz)	Load <sup>2</sup> (pF)	Voltage (V)	Drive Select / Slew Rate Control Setting	Current (mA)
1			25	50	5.25	11	8.0
2	Slow		10	50	5.25	01	3.2
3	510W	I <sub>DRV_SH</sub>	2	50	5.25	00	0.7
4			2	200	5.25	00	2.4
5			50	50	5.25	11	17.3
6	Medium		20	50	5.25	01	6.5
7	Wedium	I <sub>DRV_MH</sub>	3.33	50	5.25	00	1.1
8			3.33	200	5.25	00	3.9
9			66	10	3.6	00	2.8
10			66	20	3.6	01	5.2
11			66	30	3.6	10	8.5
12			66	50	3.6	11	11.0
13			66	10	1.98	00	1.6
14			66	20	1.98	01	2.9
15			66	30	1.98	10	4.2
16			66	50	1.98	11	6.7
17			56	10	3.6	00	2.4
18			56	20	3.6	01	4.4
19			56	30	3.6	10	7.2
20	Fast		56	50	3.6	11	9.3
21	Fasi	I <sub>DRV_FC</sub>	56	10	1.98	00	1.3
22			56	20	1.98	01	2.5
23			56	30	1.98	10	3.5
24			56	50	1.98	11	5.7
25			40	10	3.6	00	1.7
26			40	20	3.6	01	3.1
27			40	30	3.6	10	5.1
28			40	50	3.6	11	6.6
29			40	10	1.98	00	1.0
30			40	20	1.98	01	1.8
31			40	30	1.98	10	2.5
32			40	50	1.98	11	4.0

Table 10. I/O Pad Average DC Current  $(T_A = T_L \text{ to } T_H)^1$ 

<sup>1</sup> These values are estimates from simulation and are not tested. Currents apply to output pins only.

<sup>2</sup> All loads are lumped.



## 3.8.2 I/O Pad V<sub>DD33</sub> Current Specifications

The power consumption of the  $V_{DD33}$  supply dependents on the usage of the pins on all I/O segments. The power consumption is the sum of all input and output pin  $V_{DD33}$  currents for all I/O segments. The output pin  $V_{DD33}$  current can be calculated from Table 11 based on the voltage, frequency, and load on all fast (pad\_fc) pins. The input pin  $V_{DD33}$  current can be calculated from Table 11 based on the voltage, frequency, and load on all pad\_sh and pad\_mh pins. Use linear scaling to calculate pin currents for voltage, frequency, and load parameters that fall outside the values given in Table 11.

Spec	Pad Type	Symbol	Frequency (MHz)	Load <sup>2</sup> (pF)	V <sub>DD33</sub> (V)	V <sub>DDE</sub> (V)	Drive Select	Current (mA)
	l.	ı		Inputs	;	L		
1	Slow	I <sub>33_SH</sub>	66	0.5	3.6	5.5	NA	0.003
2	Medium	I <sub>33_МН</sub>	66	0.5	3.6	5.5	NA	0.003
Outputs								
3			66	10	3.6	3.6	00	0.35
4			66	20	3.6	3.6	01	0.53
5			66	30	3.6	3.6	10	0.62
6			66	50	3.6	3.6	11	0.79
7			66	10	3.6	1.98	00	0.35
8			66	20	3.6	1.98	01	0.44
9			66	30	3.6	1.98	10	0.53
10			66	50	3.6	1.98	11	0.70
11			56	10	3.6	3.6	00	0.30
12			56	20	3.6	3.6	01	0.45
13			56	30	3.6	3.6	10	0.52
14	Fast		56	50	3.6	3.6	11	0.67
15	Fasi	I <sub>33_FC</sub>	56	10	3.6	1.98	00	0.30
16			56	20	3.6	1.98	01	0.37
17			56	30	3.6	1.98	10	0.45
18			56	50	3.6	1.98	11	0.60
19			40	10	3.6	3.6	00	0.21
20	1		40	20	3.6	3.6	01	0.31
21	1		40	30	3.6	3.6	10	0.37
22			40	50	3.6	3.6	11	0.48
23			40	10	3.6	1.98	00	0.21
24	1		40	20	3.6	1.98	01	0.27
25			40	30	3.6	1.98	10	0.32
26	1		40	50	3.6	1.98	11	0.42

Table 11. V <sub>DD3</sub>	Pad Average	DC Current (T	$= T_{I} \text{ to } T_{H})^{1}$
			\ ·L···//

<sup>1</sup> These values are estimated from simulation and not tested. Currents apply to output pins for the fast pads only and to input pins for the slow and medium pads only.

<sup>2</sup> All loads are lumped.



# 3.9 Oscillator and FMPLL Electrical Characteristics

### Table 12. FMPLL Electrical Specifications

(V <sub>DDSYN</sub> = 3.0–3.6 V; V <sub>SS</sub> = <sup>*</sup>	/ <sub>SSSYN</sub> = 0.0 \	/; T <sub>A</sub> =	T <sub>L</sub> to	T <sub>H</sub> )
---	----------------------------	---------------------	-------------------	------------------

Spec	Characteristic	Symbol	Minimum	Maximum	Unit
1	PLL reference frequency range: <sup>1</sup> Crystal reference External reference Dual controller (1:1 mode)	f <sub>ref_crystal</sub> f <sub>ref_ext</sub> f <sub>ref_1:1</sub>	8 8 24	20 20 f <sub>sys</sub> ÷ 2	MHz
2	System frequency <sup>2</sup>	f <sub>sys</sub>	$f_{\text{ICO(MIN)}} \div 2^{\text{RFD}}$	f <sub>MAX</sub> <sup>3</sup>	MHz
3	System clock period	t <sub>CYC</sub>	—	1 ÷ f <sub>sys</sub>	ns
4	Loss of reference frequency <sup>4</sup>	f <sub>LOR</sub>	100	1000	kHz
5	Self-clocked mode (SCM) frequency <sup>5</sup>	f <sub>SCM</sub>	7.4	17.5	MHz
	EXTAL input high voltage crystal mode <sup>6</sup>	V <sub>IHEXT</sub>	V <sub>XTAL</sub> + 0.4 V	—	V
6	All other modes [dual controller (1:1), bypass, external reference]	V <sub>IHEXT</sub>	(V <sub>DDE5</sub> ÷ 2) + 0.4 V	_	V
	EXTAL input low voltage crystal mode <sup>7</sup>	V <sub>ILEXT</sub>	—	V <sub>XTAL</sub> – 0.4 V	V
7	All other modes [dual controller (1:1), bypass, external reference]	V <sub>ILEXT</sub>	_	(V <sub>DDE5</sub> ÷ 2) – 0.4 V	V
8	XTAL current <sup>8</sup>	I <sub>XTAL</sub>	0.8	3	mA
9	Total on-chip stray capacitance on XTAL	C <sub>S_XTAL</sub>	—	1.5	pF
10	Total on-chip stray capacitance on EXTAL	C <sub>S_EXTAL</sub>	-	1.5	pF
11	Crystal manufacturer's recommended capacitive load	CL	Refer to crystal specification	Refer to crystal specification	pF
12	Discrete load capacitance to connect to EXTAL	C <sub>L_EXTAL</sub>	_	$(2 \times C_L) - C_{S\_EXTAL} - C_{PCB\_EXTAL}$	pF
13	Discrete load capacitance to connect to XTAL	C <sub>L_XTAL</sub>	_	$(2 \times C_L) - C_{S_XTAL} - C_{PCB_XTAL}$	pF
14	PLL lock time <sup>10</sup>	t <sub>ipii</sub>	—	750	μs
15	Dual controller (1:1) clock skew (between CLKOUT and EXTAL) <sup>11, 12</sup>	t <sub>skew</sub>	-2	2	ns
16	Duty cycle of reference	t <sub>DC</sub>	40	60	%
17	Frequency unLOCK range	f <sub>UL</sub>	-4.0	4.0	% f <sub>SYS</sub>
18	Frequency LOCK range	f <sub>LCK</sub>	-2.0	2.0	% f <sub>SYS</sub>



Spec	Characteristic	Symbol	Minimum	Maximum	Unit
1	ADC clock (ADCLK) frequency <sup>1</sup>	F <sub>ADCLK</sub>	1	12	MHz
2	Conversion cycles Differential Single ended	CC	13 + 2 (15) 14 + 2 (16)	13 + 128 (141) 14 + 128 (142)	ADCLK cycles
3	Stop mode recovery time <sup>2</sup>	T <sub>SR</sub>	10	_	μS
4	Resolution <sup>3</sup>	—	1.25	_	mV
5	INL: 6 MHz ADC clock	INL6	-4	4	Counts <sup>3</sup>
6	INL: 12 MHz ADC clock	INL12	-8	8	Counts
7	DNL: 6 MHz ADC clock	DNL6	-3 <sup>4</sup>	3 <sup>4</sup>	Counts
8	DNL: 12 MHz ADC clock	DNL12	6 <sup>4</sup>	6 <sup>4</sup>	Counts
9	Offset error with calibration	OFFWC	-4 <sup>5</sup>	4 <sup>5</sup>	Counts
10	Full-scale gain error with calibration	GAINWC	-8 <sup>6</sup>	8 <sup>6</sup>	Counts
11	Disruptive input injection current <sup>7, 8, 9, 10</sup>	I <sub>INJ</sub>	-1	1	mA
12	Incremental error due to injection current. All channels are 10 k $\Omega$ < Rs <100 k $\Omega$ Channel under test has Rs = 10 k $\Omega$ , $I_{INJ} = I_{INJMAX}$ , $I_{INJMIN}$	E <sub>INJ</sub>	-4	4	Counts
13	Total unadjusted error (TUE) for single ended conversions with calibration <sup>11, 12, 13, 14, 15</sup>	TUE	-4	4	Counts

Table 13. eQADC Conversion Specifications ( $T_A = T_L$  to  $T_H$ )

Conversion characteristics vary with F<sub>ADCLK</sub> rate. Reduced conversion accuracy occurs at maximum F<sub>ADCLK</sub> rate. The maximum value is based on 800 KS/s and the minimum value is based on 20 MHz oscillator clock frequency divided by a maximum 16 factor.

- <sup>2</sup> Stop mode recovery time begins when the ADC control register enable bits are set until the ADC is ready to perform conversions.
- <sup>3</sup> At  $V_{BH} V_{BL} = 5.12$  V, one least significant bit (LSB) = 1.25, mV = one count.
- <sup>4</sup> Guaranteed 10-bit mono tonicity.
- <sup>5</sup> The absolute value of the offset error without calibration  $\leq$  100 counts.
- <sup>6</sup> The absolute value of the full scale gain error without calibration  $\leq$  120 counts.
- <sup>7</sup> Below disruptive current conditions, the channel being stressed has conversion values of: 0x3FF for analog inputs greater than  $V_{RH}$ , and 0x000 for values less than  $V_{RL}$ . This assumes that  $V_{RH} \le V_{DDA}$  and  $V_{RL} \ge V_{SSA}$  due to the presence of the sample amplifier. Other channels are not affected by non-disruptive conditions.
- <sup>8</sup> Exceeding the limit can cause a conversion error on both stressed and unstressed channels. Transitions within the limit do not affect device reliability or cause permanent damage.
- <sup>9</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values using  $V_{POSCLAMP} = V_{DDA} + 0.5$  V and  $V_{NEGCLAMP} = -0.3$  V, then use the larger of the calculated values.
- <sup>10</sup> This condition applies to two adjacent pads on the internal pad.
- <sup>11</sup> The TUE specification is always less than the sum of the INL, DNL, offset, and gain errors due to canceling errors.
- <sup>12</sup> TUE does not apply to differential conversions.
- <sup>13</sup> Measured at 6 MHz ADC clock. TUE with a 12 MHz ADC clock is: -16 counts < TUE < 16 counts.
- <sup>14</sup> TUE includes all internal device errors such as internal reference variation (75% Ref, 25% Ref).
- <sup>15</sup> Depending on the input impedance, the analog input leakage current (Table 9. DC Electrical Specifications, spec 35a) can affect the actual TUE measured on analog channels AN[12], AN[13], AN[14], AN[15].



Spec	Pad	SRC / DSC (binary)	Out Delay <sup>2, 3, 4</sup> (ns)	Rise / Fall <sup>4, 5</sup> (ns)	Load Drive (pF)
		00		2.7	10
3	Faat	01	0.1	2.5	20
3	Fast	10	3.1	2.4	30
		11		2.3	50
4	Pullup/down (3.6 V max)	—	_	7500	50
5	Pullup/down (5.5 V max)	—	—	9000	50

### Table 17. Pad AC Specifications ( $V_{DDEH} = 5.0 \text{ V}$ , $V_{DDE} = 1.8 \text{ V}$ )<sup>1</sup> (continued)

<sup>1</sup> These are worst-case values that are estimated from simulation (not tested). The values in the table are simulated at:

 $V_{DD}$  = 1.35–1.65 V;  $V_{DDE}$  = 1.62–1.98 V;  $V_{DDEH}$  = 4.5–5.25 V;  $V_{DD33}$  and  $V_{DDSYN}$  = 3.0–3.6 V; and  $T_A$  =  $T_L$  to  $T_H$ .

<sup>2</sup> This parameter is supplied for reference and is guaranteed by design (not tested).

<sup>3</sup> The output delay is shown in Figure 4. To calculate the output delay with respect to the system clock, add a maximum of one system clock to the output delay.

<sup>4</sup> The output delay and rise and fall are measured to 20% or 80% of the respective signal.

<sup>5</sup> This parameter is guaranteed by characterization rather than 100% tested.

Spec	Pad	SRC/DSC (binary)	Out Delay <sup>2, 3, 4</sup> (ns)	Rise / Fall <sup>3, 5</sup> (ns)	Load Drive (pF)
		11	39	23	50
			120	87	200
1	Slow high voltage (SH)	01	101	52	50
1	Slow high voltage (SH)	01	188	111	200
		00	507	248	50
		00	597	312	200
		11	23	12	50
	Medium high voltage (MH)		64	44	200
2		01	50	22	50
2	Medium nigh voltage (Min)	01	90	50	200
		00	261	123	50
		00	305	156	200
		00		2.4	10
3	Fast	01	3.2	2.2	20
3	Fasi	10	3.2	2.1	30
		11		2.1	50
4	Pullup/down (3.6 V max)	_	—	7500	50
5	Pullup/down (5.5 V max)	_	—	9500	50

Table 18. Derated Pad AC Specifications ( $V_{DDEH} = 3.3 \text{ V}, V_{DDE} = 3.3 \text{ V}$ )<sup>1</sup>

<sup>1</sup> These are worst-case values that are estimated from simulation (not tested). The values in the table are simulated at:  $V_{DD} = 1.35-1.65 \text{ V}; V_{DDE} = 3.0-3.6 \text{ V}; V_{DDEH} = 3.0-3.6 \text{ V}; V_{DD33} \text{ and } V_{DDSYN} = 3.0-3.6 \text{ V}; \text{ and } T_A = T_L \text{ to } T_H.$ 

<sup>2</sup> This parameter is supplied for reference and guaranteed by design (not tested).



- $^3$  The output delay, and the rise and fall, are calculated to 20% or 80% of the respective signal.
- <sup>4</sup> The output delay is shown in Figure 4. To calculate the output delay with respect to the system clock, add a maximum of one system clock to the output delay.
- <sup>5</sup> This parameter is guaranteed by characterization rather than 100% tested.




Figure 4. Pad Output Delay

### 3.13 AC Timing

### 3.13.1 Reset and Configuration Pin Timing

### Table 19. Reset and Configuration Pin Timing<sup>1</sup>

Spec	Characteristic	Symbol	Min.	Max.	Unit
1	RESET pulse width	t <sub>RPW</sub>	10	_	t <sub>CYC</sub>
2	RESET glitch detect pulse width	t <sub>GPW</sub>	2	_	t <sub>CYC</sub>
3	PLLCFG, BOOTCFG, WKPCFG, RSTCFG setup time to RSTOUT valid	t <sub>RCSU</sub>	10	_	t <sub>CYC</sub>
4	PLLCFG, BOOTCFG, WKPCFG, RSTCFG hold time from RSTOUT valid	t <sub>RCH</sub>	0	—	t <sub>CYC</sub>

<sup>1</sup> Reset timing specified at:  $V_{DDEH} = 3.0-5.25$  V and  $T_A = T_L$  to  $T_H$ .






Figure 11. Nexus TDI, TMS, TDO Timing



Snoo	Characteristic	Symbol	80 MHz		112	MHz	132 MHz		Unit
Spec	Characteristic	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Onit
9	Data setup time for inputs Master (MTFE = 0) Slave Master (MTFE = 1, CPHA = 0) <sup>7</sup> Master (MTFE = 1, CPHA = 1)	t <sub>SUI</sub>	20 2 4 20	 	20 2 3 20	 	20 2 6 20	 	ns ns ns ns
10	Data hold time for inputs Master (MTFE = 0) Slave Master (MTFE = 1, CPHA = 0) <sup>7</sup> Master (MTFE = 1, CPHA = 1)	t <sub>HI</sub>	4 7 21 4		-4 7 14 -4		-4 7 12 -4		ns ns ns ns
11	Data valid (after SCK edge) Master (MTFE = 0) Slave Master (MTFE = 1, CPHA = 0) Master (MTFE = 1, CPHA = 1)	t <sub>SUO</sub>		5 25 18 5	  	5 25 14 5	  	5 25 13 5	ns ns ns ns
12	Data hold time for outputs Master (MTFE = 0) Slave Master (MTFE = 1, CPHA = 0) Master (MTFE = 1, CPHA = 1)	t <sub>HO</sub>	5 5.5 8 5	 	-5 5.5 4 -5	 	-5 5.5 3 -5	 	ns ns ns ns

### Table 26. DSPI Timing<sup>1, 2</sup> (continued)

<sup>1</sup> All DSPI timing specifications use the fastest slew rate (SRC = 0b11) on pad type M or MH. DSPI signals using pad types of S or SH have an additional delay based on the slew rate. DSPI timing is specified at: V<sub>DDEH</sub> = 3.0–5.25 V;T<sub>A</sub> = T<sub>L</sub> to T<sub>H</sub>; and CL = 50 pF with SRC = 0b11.

<sup>2</sup> Speed is the nominal maximum frequency. Max. speed is the maximum speed allowed including frequency modulation (FM).
 82 MHz parts allow for 80 MHz system clock + 2% FM; 114 MHz parts allow for 112 MHz system clock + 2% FM; and 132 MHz parts allow for 128 MHz system clock + 2% FM.

<sup>3</sup> The minimum SCK cycle time restricts the baud rate selection for the given system clock rate. These numbers are calculated based on two MPC55xx devices communicating over a DSPI link.

<sup>4</sup> The actual minimum SCK cycle time is limited by pad performance.

<sup>5</sup> The maximum value is programmable in DSPI\_CTARx[PSSCK] and DSPI\_CTARx[CSSCK].

<sup>6</sup> The maximum value is programmable in DSPI\_CTARx[PASC] and DSPI\_CTARx[ASC].

<sup>7</sup> This number is calculated using the SMPL\_PT field in DSPI\_MCR set to 0b10.







Figure 18. DSPI Classic SPI Timing—Master, CPHA = 0










Figure 20. DSPI Classic SPI Timing—Slave, CPHA = 0




Figure 21. DSPI Classic SPI Timing—Slave, CPHA = 1



### 3.13.9 eQADC SSI Timing

Spec	Rating	Symbol	Minimum	Typical	Maximum	Unit
2	FCK period ( $t_{FCK} = 1 \div f_{FCK}$ ) <sup>1, 2</sup>	t <sub>FCK</sub>	2	—	17	t <sub>SYS_CLK</sub>
3	Clock (FCK) high time	t <sub>FCKHT</sub>	$t_{SYS\_CLK} - 6.5$		$9 \times (t_{SYS\_CLK} + 6.5)$	ns
4	Clock (FCK) low time	t <sub>FCKLT</sub>	t <sub>SYS_CLK</sub> – 6.5	—	$8 \times (t_{SYS\_CLK} + 6.5)$	ns
5	SDS lead / lag time	t <sub>SDS_LL</sub>	-7.5	—	+7.5	ns
6	SDO lead / lag time	t <sub>SDO_LL</sub>	-7.5	—	+7.5	ns
7	EQADC data setup time (inputs)	t <sub>EQ_SU</sub>	22	—	_	ns
8	EQADC data hold time (inputs)	t <sub>EQ_HO</sub>	1	—	_	ns

Table 27. EQADC SSI Timing Characteristics

 $\overline{SS}$  timing specified at V<sub>DDEH</sub> = 3.0–5.25 V, T<sub>A</sub> = T<sub>L</sub> to T<sub>H</sub>, and CL = 25 pF with SRC = 0b11. Maximum operating frequency varies depending on track delays, master pad delays, and slave pad delays.

 $^2$  FCK duty cycle is not 50% when it is generated through the division of the system clock by an odd number.




Figure 27. EQADC SSI Timing



Mechanicals

# 4 Mechanicals

# 4.1 MPC5553 208 MAP BGA Pinout

Figure 32 is a pinout for the MPC5553 208 MAP BGA package.


NOTE.

 $V_{DDEH10}$  and  $V_{DDEH6}$  are connected internally on the 208-ball package and are listed as  $V_{DDEH6}.$ 

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	
А	VSS	AN9	AN11	VDDA1	VSSA1	AN1	AN5	VRH	VRL	AN27	VSSA0	AN12	MDO2	MDO0	VDD33	VSS	А
В	VDD	VSS	AN38	AN21	AN0	AN4	REF BYPC	AN22	AN25	AN28	VDDA0	AN13	MDO3	MDO1	VSS	VDD	В
С	VSTBY	VDD	VSS	AN17	AN34	AN16	AN3	AN7	AN23	AN32	AN33	AN14	AN15	VSS	MSEO0	ТСК	С
D	VDD33	AN39	VDD	VSS	AN18	AN2	AN6	AN24	AN30	AN31	AN35	VDDEH 9	VSS	TMS	EVTO	TEST	D
Е	ETPUA 30	ETPUA 31	AN37	VDD									VDDE7	TDI	EVTI	MSEO1	Е
F	ETPUA 28	ETPUA 29	ETPUA 26	AN36									VDDEH 6	TDO	МСКО	JCOMP	F
G	ETPUA 24	ETPUA 27	ETPUA 25	ETPUA 21			VSS	VSS	VSS	VSS			SOUTB	PCSB3	SINB	PCSB0	G
Н	ETPUA 23	ETPUA 22	ETPUA 17	ETPUA 18			VSS	VSS	VSS	VSS			PCSA3	PCSB4	PCSB2	PCSB1	н
J	ETPUA 20	ETPUA 19	ETPUA 14	ETPUA 13			VSS	VSS	VSS	VSS			PCSB5	TXDA	PCSA2	SCKB	J
к	ETPUA 16	ETPUA 15	ETPUA 7	VDDEH 1			VSS	VSS	VSS	VSS			CNTXC	RXDA	RSTOUT	VPP	к
L	ETPUA 12	ETPUA 11	ETPUA 6	TCRCLK A	-								TXDB	CNRXC	WKP CFG	RESET	L
М	ETPUA 10	ETPUA 9	ETPUA 1	ETPUA 5									RXDB	PLL CFG0	BOOT CFG1	VSS SYN	М
Ν	ETPUA 8	ETPUA 4	ETPUA 0	VSS	VDD	VDD33	EMIOS 2	EMIOS 10	VDDEH 4	EMIOS 12	EMIOS 21	VDD33	VSS	VRC CTL	PLL CFG1	EXTAL	N
Ρ	ETPUA 3	ETPUA 2	VSS	VDD	GPIO 207	VDDE2	EMIOS 6	EMIOS 8	EMIOS 16	EMIOS 17	EMIOS 22	CNTXA	VDD	VSS	VRC33	XTAL	Ρ
R	CS0	VSS	VDD	GPIO 206	EMIOS 4	EMIOS 3	EMIOS 9	EMIOS 11	EMIOS 14	EMIOS 19	EMIOS 23	CNRXA	CNRXB	VDD	VSS	VDD SYN	R
Т	VSS	VDD	OE	EMIOS 0	EMIOS 1	EMIOS 5	EMIOS 7	EMIOS 13	EMIOS 15	EMIOS 18	EMIOS 20	CNTXB	VDDE5	ENG CLK	VDD	VSS	т
	1	2	3	4	5	6 Eigu	7 Iro <b>32</b>	8 MDC	9	10	11 <b>kono</b>	12	13	14	15	16	

Figure 32. MPC5553 208 Package





DETAIL K (ROTATED 90' CLOCKWISE)

#### NOTES:

5

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.
- 3. DIMENSION & IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER, PARALLEL TO DATUM PLANE Z.
- 4. DATUM Z (SEATING PLANE) IS DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.
  - PARALLELISM MEASUREMENT SHALL EXCLUDE ANY EFFECT OF MARK ON TOP SURFACE OF PACKAGE.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	T TO SCALE
TITLE:		DOCUMENT NO	): 98ARS23882W	REV: D
208 I/O MAP BG/ 17 X 17 PKG, 1-MM	CASE NUMBER	02 AUG 2005		
		STANDARD: JE	DEC MO-151 AAF-1	

#### Figure 37. MPC5553 208 MAP BGA Package (continued)



# 5 Revision History for the MPC5553 Data Sheet

The history of revisions made to this data sheet are described in this section. The changes are divided into each revision of this document.

The substantive changes incorporated in MPC5553 Data Sheet Rev. 3.0 to produce Rev. 4.0 are:

- Global and text changes
- Table and figure changes

Within each group, the changes are listed in sequential page number order.

### 5.1 Information Changed Between Revisions 3.0 and 4.0

Section 3.7, "Power-Up/Down	Added the following paragraph in Section 3.7, "Power-Up/Down Sequencing. "During initial power ramp-up, when Vstby is 0.6v or above. a typical current of 1-3mA and maximum of 4mA may be seen until VDD is applied. This current will not reoccur until Vstby is lowered below Vstby min specification".					
Sequencing	Moved Figure 2 (fISTBY Worst-case Specifications)"ISTBY Worst-case Specifications" to Section 3.7, "Power-Up/Down Sequencing					
	Removed the footnote "Figure 3 shows an illustration of the IDD_STBY values interpolated for these temperature values".					
Section 3.8, "DC Electrical Specifications	Modified the footnote attached to ""the footnote attached to IDD_STBY" to "The current specification relates to average standby operation after SRAM has been loaded with data. For power up current see Section 3.7, "Power-Up/Down Sequencing", Figure 2 (fISTBY Worst-case Specifications)."					
	In Table 9 (DC Electrical Specifications ( $T_A = T_{L to} T_H$ )) parameter 27d changed "Refer to Figure 2 for an interpolation of this data" to "RAM standby current".					

### 5.2 Information Changed Between Revisions 2.0 and 3.0

The following table lists the global changes incorporated throughout the document, and substantive text changes made to paragraphs.

Location	Description of Change				
Global Changes					
	<ul> <li>Starting at the third paragraph and throughout the document, replaced:</li> <li>kilobytes with KB</li> <li>megabytes with MB</li> <li>Changed WE[0:1]/BE[0:1] to WE/BE[0:1].</li> <li>First paragraph, text changed from "based on the PowerPC Book E architecture" to "built on the Power Architecture embedded technology."</li> <li>Second paragraph: Changed terminology from PowerPC Book E architecture to Power Architecture terminology</li> <li>Put overbars on the following signals: BDIP, OE, TA, TS, TEA</li> </ul>				



### Table 33. Table and Figure Changes Between Rev. 2.0 and 3.0

Location	Description of Changes
Figure 1 MF	PC5500 Family Part Numbers:
	<ul> <li>Removed the 2 in the tape and reel designator in both the graphic and in the Tape and Reel Status text.</li> <li>Changed Qualification Status by adding ', general market flow' to the M designator, and added an 'S' designator with the description of 'Fully spec. qualified, automotive flow.</li> </ul>
Table 1 (Or	derable Part Numbers) Orderable Part Numbers:
	<ul> <li>Moved the 'Lead-free' or 'Lead' in the Package Description column to a second line and added 'Pb-free' and 'SnPb' respectively. Changed Lead to Leaded.</li> <li>Footnote 2 changed to read:' The lowest ambient operating temperature is referenced by T<sub>L</sub>; the highest ambient operating temperature is referenced by T<sub>H</sub>.'</li> <li>Footnote 3 changed to read: 'Speed is the nominal maximum frequency. Max speed is the maximum speed allowed including frequency modulation (FM): 82 MHz parts allow for 80 MHz system clock + 2% FM; 114 MHz parts allow for 112 MHz system clock + 2% FM; and 132 MHz parts allow for 128 MHz system clock + 2% FM;'.'</li> </ul>
Table 2 (Ab	solute Maximum Ratings) Absolute Maximum Ratings:
	<ul> <li>Deleted Spec 3, "Flash core voltage."</li> <li>Spec 21, Added the name of the spec, 'V<sub>RC33</sub> to V<sub>DDSYN</sub> differential voltage,' as well as the name and cross reference to Table 9, DC Electrical Specifications, to which the Spec was moved.</li> <li>Spec 28 "Maximum Solder Temperature": Added two lines: Lead-free (Pb-free) and Leaded (SnPb) with maximum values of 260 C and 245 C respectively.</li> <li>Footnote 1, added: 'any of' between 'beyond' and 'the listed maxima.'</li> <li>Deleted footnote 2: 'Absolute maximum voltages are currently maximum burn-in voltages. Absolute maximum specifications for device stress have not yet been determined.'</li> <li>Footnote 6 (now footnote 5): Changed to the following sentence to the end, "Internal structures hold the input voltage greater than -1.0 V if the injection current limit of 2 mA is met. Keep the negative DC voltage greater than -0.6 V on eTPU[15] and on SINB during the internal power-on reset (POR) state."</li> </ul>
Table 4 (EM	II Testing Specifications) EMI Testing Specifications: Changed the maximum operating frequency to from 132 to f <sub>MAX</sub> .
Table 5 (ES	D Ratings ,) ESD Characteristics: Added (Electromagnetic Static Discharge) in the section title.
Table 6 (V <sub>R</sub>	<sub>C</sub> and POR Electrical Specifications), VCR/POR Electrical Specifications:
	<ul> <li>Subscript all symbol names that appear after the first underscore character.</li> <li>Removed 'Tj 'after '150 C' in the last line, second column: Characteristic.</li> <li>Reformatted columns.</li> <li>Added footnote 1 to specs 1, 2, and 3 that reads: On power up, assert RESET before V<sub>POR15</sub>, V<sub>POR33</sub>, and V<sub>POR5</sub> negate (internal POR). RESET must remain asserted until the power supplies are within the operating conditions as specified in Table 9 (DC Electrical Specifications (T<sub>A</sub> = T<sub>L to</sub> T<sub>H</sub>)) <i>DC Electrical Specifications</i>. On power down, assert RESET before any power supplies fall outside the operating conditions and until the internal POR asserts.</li> <li>Added to Spec 2:</li> <li>3.3 V (V<sub>DDSYN</sub>) POR negated (ramp down) Min. 0.0 Max 0.30 V</li> <li>3.3 V (V<sub>DDSYN</sub>) POR asserted (ramp up) Min. 0.0 Max 0.30 V</li> <li>Specs 7 and 10: added 'at Tj 'at the end of the first line in the second column: Characteristic.</li> <li>Spec 10:</li> <li>Changed the minimum values of: -40 C = 40; 25 C = 45; 150 C = 55.</li> <li>Added cross-reference to footnote 6: 'I<sub>VRCCTL</sub> is measured at the following conditions: V<sub>DD</sub> = 1.35 V, V<sub>RC33</sub> = 3.1 V, V<sub>VRCCTL</sub> = 2.2 V.' Changed '(@ V<sub>DD</sub> = 1.35 V, f<sub>sys</sub> = f<sub>MAX</sub>)'to '(@ f<sub>sys</sub> = f<sub>MAX</sub>).</li> <li>Added a new footnote 7, 'Refer to Table 1 (Orderable Part Numbers) for the maximum operating frequency.'</li> <li>Rewrote old footnote 8 (new footnote 9) to read: Represents the worst-case external transistor BETA. It is measured on a per-part basis and calculated as (I<sub>DD</sub> ÷ I<sub>VRCCTL</sub>).</li> <li>Deleted old footnote 9: 'Preliminary value. Final specification pending characterization.'</li> </ul>