

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?


"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	e200z6
Core Size	32-Bit Single-Core
Speed	132MHz
Connectivity	CANbus, EBI/EMI, Ethernet, SCI, SPI
Peripherals	DMA, POR, PWM, WDT
Number of I/O	220
Program Memory Size	1.5MB (1.5M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	1.35V ~ 1.65V
Data Converters	A/D 40x12b
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	324-BBGA
Supplier Device Package	324-PBGA (23x23)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc5553mvz132

2 Ordering Information



Temperature Range
M = -40° C to 125° C

Package Identifier
ZP = 416PBGA SnPb
VR = 416PBGA Pb-free
VF = 208MAPBGA SnPb
VM = 208MAPBGA Pb-free
ZQ = 324PBGA SnPb
VZ = 324PBGA Pb-free

Operating Frequency
80 = 80 MHz
112 = 112 MHz
132 = 132 MHz

Tape and Reel Status
R = Tape and reel
(blank) = Trays

Qualification Status

P = Pre qualification
M = Fully spec. qualified, general market flow
S = Fully spec. qualified, automotive flow

Note: Not all options are available on all devices. Refer to [Table 1](#).

Figure 1. MPC5500 Family Part Number Example

Unless noted in this data sheet, all specifications apply from T_L to T_H .

Table 1. Orderable Part Numbers

Freescale Part Number ¹	Package Description	Speed (MHz)		Operating Temperature ²	
		Nominal	Max. ³ (f_{MAX})	Min. (T_L)	Max. (T_H)
MPC5553MVR132	MPC5553 416 package Lead-free (Pb-free)	132	132	-40° C	125° C
MPC5553MVR112		112	114		
MPC5553MVR80		80	82		
MPC5553MVZ132	MPC5553 324 package Lead-free (Pb-free)	132	132	-40° C	125° C
MPC5553MVZ112		112	114		
MPC5553MVZ80		80	82		
MPC5553MVM132	MPC5553 208 package Lead-free (Pb-free)	132	132	-40° C	125° C
MPC5553MVM112		112	114		
MPC5553MVM80		80	82		
MPC5553MZP132	MPC5553 416 package Leaded (SnPb)	132	132	-40° C	125° C
MPC5553MZP112		112	114		
MPC5553MZP80		80	82		
MPC5553MZQ132	MPC5553 324 package Leaded (SnPb)	132	132	-40° C	125° C
MPC5553MZQ112		112	114		
MPC5553MZQ80		80	82		

3.2 Thermal Characteristics

The shaded rows in the following table indicate information specific to a four-layer board.

Table 3. MPC5553 Thermal Characteristics

Spec	MPC5553 Thermal Characteristic	Symbol	Packages			Unit
			208 MAPBGA	324 PBGA	416 PBGA	
1	Junction to ambient, natural convection (one-layer board) ^{1, 2}	R _{θJA}	41	30	29	°C/W
2	Junction to ambient, natural convection ^{1, 3} (four-layer board 2s2p)	R _{θJA}	25	21	21	°C/W
3	Junction to ambient (@200 ft./min., one-layer board)	R _{θJMA}	33	24	23	°C/W
4	Junction to ambient (@200 ft./min., four-layer board 2s2p)	R _{θJMA}	22	17	18	°C/W
5	Junction to board (four-layer board 2s2p) ⁴	R _{θJB}	15	12	13	°C/W
6	Junction to case ⁵	R _{θJC}	7	8	9	°C/W
7	Junction to package top, natural convection ⁶	Ψ _{JT}	2	2	2	°C/W

¹ Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

² Per SEMI G38-87 and JEDEC JESD51-2 with the single-layer board horizontal.

³ Per JEDEC JESD51-6 with the board horizontal.

⁴ Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

⁵ Indicates the average thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1) with the cold plate temperature used for the case temperature.

⁶ Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.

3.2.1 General Notes for Specifications at Maximum Junction Temperature

An estimation of the device junction temperature, T_J, can be obtained from the equation:

$$T_J = T_A + (R_{\theta JA} \times P_D)$$

where:

T_A = ambient temperature for the package (°C)

R_{θJA} = junction to ambient thermal resistance (°C/W)

P_D = power dissipation in the package (W)

The thermal resistance values used are based on the JEDEC JESD51 series of standards to provide consistent values for estimations and comparisons. The difference between the values determined for the single-layer (1s) board compared to a four-layer board that has two signal layers, a power and a ground plane (2s2p), demonstrate that the effective thermal resistance is not a constant. The thermal resistance depends on the:

- Construction of the application board (number of planes)
- Effective size of the board which cools the component
- Quality of the thermal and electrical connections to the planes

3.5 ESD (Electromagnetic Static Discharge) Characteristics

Table 5. ESD Ratings ^{1, 2}

Characteristic	Symbol	Value	Unit
ESD for human body model (HBM)		2000	V
HBM circuit description	R1	1500	Ω
	C	100	pF
ESD for field induced charge model (FDCM)		500 (all pins)	V
		750 (corner pins)	
Number of pulses per pin: Positive pulses (HBM) Negative pulses (HBM)	—	1 1	— —
Interval of pulses	—	1	second

¹ All ESD testing conforms to CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.

² Device failure is defined as: 'If after exposure to ESD pulses, the device does not meet the device specification requirements, which includes the complete DC parametric and functional testing at room temperature and hot temperature.'

3.6 Voltage Regulator Controller (V_{RC}) and Power-On Reset (POR) Electrical Specifications

The following table lists the V_{RC} and POR electrical specifications:

Table 6. V_{RC} and POR Electrical Specifications

Spec	Characteristic	Symbol	Min.	Max.	Units
1	1.5 V (V_{DD}) POR ¹	V_{POR15}	1.1 1.1	1.35 1.35	V
2	3.3 V (V_{DDSYN}) POR ¹	V_{POR33}	0.0 2.0 2.0 0.0	0.30 2.85 2.85 0.30	V
3	RESET pin supply (V_{DDEH6}) POR ^{1, 2}	V_{POR5}	2.0 2.0	2.85 2.85	V
4	V_{RC33} voltage	Before V_{RC} allows the pass transistor to start turning on	V_{TRANS_START}	1.0	2.0
5		When V_{RC} allows the pass transistor to completely turn on ^{3, 4}	V_{TRANS_ON}	2.0	2.85
6		When the voltage is greater than the voltage at which the V_{RC} keeps the 1.5 V supply in regulation ^{5, 6}	$V_{VRC33REG}$	3.0	—
7	Current can be sourced by V_{RCCTL} at T_j :	I_{VRCCTL} ⁷	11.0 9.0 7.5	— — —	mA mA mA
8	Voltage differential during power up such that: V_{DD33} can lag V_{DDSYN} or V_{DDEH6} before V_{DDSYN} and V_{DDEH6} reach the V_{POR33} and V_{POR5} minimums respectively.	V_{DD33_LAG}	—	1.0	V

3.8 DC Electrical Specifications

Table 9. DC Electrical Specifications ($T_A = T_L$ to T_H)

Spec	Characteristic	Symbol	Min	Max.	Unit
1	Core supply voltage (average DC RMS voltage)	V_{DD}	1.35	1.65	V
2	Input/output supply voltage (fast input/output) ¹	V_{DDE}	1.62	3.6	V
3	Input/output supply voltage (slow and medium input/output)	V_{DDEH}	3.0	5.25	V
4	3.3 V input/output buffer voltage	V_{DD33}	3.0	3.6	V
5	Voltage regulator control input voltage	V_{RC33}	3.0	3.6	V
6	Analog supply voltage ²	V_{DDA}	4.5	5.25	V
8	Flash programming voltage ³	V_{PP}	4.5	5.25	V
9	Flash read voltage	V_{FLASH}	3.0	3.6	V
10	SRAM standby voltage ⁴	V_{STBY}	0.8	1.2	V
11	Clock synthesizer operating voltage	V_{DDSYN}	3.0	3.6	V
12	Fast I/O input high voltage	V_{IH_F}	$0.65 \times V_{DDE}$	$V_{DDE} + 0.3$	V
13	Fast I/O input low voltage	V_{IL_F}	$V_{SS} - 0.3$	$0.35 \times V_{DDE}$	V
14	Medium and slow I/O input high voltage	V_{IH_S}	$0.65 \times V_{DDEH}$	$V_{DDEH} + 0.3$	V
15	Medium and slow I/O input low voltage	V_{IL_S}	$V_{SS} - 0.3$	$0.35 \times V_{DDEH}$	V
16	Fast input hysteresis	V_{HYS_F}	$0.1 \times V_{DDE}$		V
17	Medium and slow I/O input hysteresis	V_{HYS_S}	$0.1 \times V_{DDEH}$		V
18	Analog input voltage	V_{INDC}	$V_{SSA} - 0.3$	$V_{DDA} + 0.3$	V
19	Fast output high voltage ($I_{OH_F} = -2.0$ mA)	V_{OH_F}	$0.8 \times V_{DDE}$	—	V
20	Slow and medium output high voltage $I_{OH_S} = -2.0$ mA $I_{OH_S} = -1.0$ mA	V_{OH_S}	$0.80 \times V_{DDEH}$ $0.85 \times V_{DDEH}$	—	V
21	Fast output low voltage ($I_{OL_F} = 2.0$ mA)	V_{OL_F}	—	$0.2 \times V_{DDE}$	V
22	Slow and medium output low voltage $I_{OL_S} = 2.0$ mA $I_{OL_S} = 1.0$ mA	V_{OL_S}	—	$0.20 \times V_{DDEH}$ $0.15 \times V_{DDEH}$	V
23	Load capacitance (fast I/O) ⁵ DSC (SIU_PCR[8:9]) = 0b00 = 0b01 = 0b10 = 0b11	C_L	— — — —	10 20 30 50	pF
24	Input capacitance (digital pins)	C_{IN}	—	7	pF
25	Input capacitance (analog pins)	C_{IN_A}	—	10	pF
26	Input capacitance: (Shared digital and analog pins AN[12]_MA[0]_SDS, AN[13]_MA[1]_SDO, AN[14]_MA[2]_SDI, and AN[15]_FCK)	C_{IN_M}	—	12	pF

Electrical Characteristics

Table 9. DC Electrical Specifications ($T_A = T_L$ to T_H) (continued)

Spec	Characteristic	Symbol	Min	Max.	Unit
27a	Operating current 1.5 V supplies @ 132 MHz: ⁶ V_{DD} (including V_{DDF} max current) @ 1.65 V typical use ^{7, 8} V_{DD} (including V_{DDF} max current) @ 1.35 V typical use ^{7, 8} V_{DD} (including V_{DDF} max current) @ 1.65 V high use ^{8, 9} V_{DD} (including V_{DDF} max current) @ 1.35 V high use ^{8, 9}	I_{DD} I_{DD} I_{DD} I_{DD}	— — — —	460 360 510 410	mA mA mA mA
27b	Operating current 1.5 V supplies @ 114 MHz: ⁶ V_{DD} (including V_{DDF} max current) @ 1.65 V typical use ^{7, 8} V_{DD} (including V_{DDF} max current) @ 1.35 V typical use ^{7, 8} V_{DD} (including V_{DDF} max current) @ 1.65 V high use ^{8, 9} V_{DD} (including V_{DDF} max current) @ 1.35 V high use ^{8, 9}	I_{DD} I_{DD} I_{DD} I_{DD}	— — — —	410 310 460 370	mA mA mA mA
27c	Operating current 1.5 V supplies @ 82 MHz: ⁶ V_{DD} (including V_{DDF} max current) @ 1.65 V typical use ^{7, 8} V_{DD} (including V_{DDF} max current) @ 1.35 V typical use ^{7, 8} V_{DD} (including V_{DDF} max current) @ 1.65 V high use ^{8, 9} V_{DD} (including V_{DDF} max current) @ 1.35 V high use ^{8, 9}	I_{DD} I_{DD} I_{DD} I_{DD}	— — — —	330 225 385 290	mA mA mA mA
27d	RAM standby current: ¹⁰ I_{DD_STBY} @ 25°C V_{STBY} @ 0.8 V V_{STBY} @ 1.0 V V_{STBY} @ 1.2 V I_{DD_STBY} @ 60°C V_{STBY} @ 0.8 V V_{STBY} @ 1.0 V V_{STBY} @ 1.2 V I_{DD_STBY} @ 150°C (T _j) V_{STBY} @ 0.8 V V_{STBY} @ 1.0 V V_{STBY} @ 1.2 V	I_{DD_STBY} I_{DD_STBY} I_{DD_STBY} I_{DD_STBY} I_{DD_STBY} I_{DD_STBY} I_{DD_STBY} I_{DD_STBY} I_{DD_STBY}	— — — — — — — — —	20 30 50 70 100 200 1200 1500 2000	µA µA µA µA µA µA µA µA µA
28	Operating current 3.3 V supplies @ f _{MAX} MHz V_{DD33} ¹¹ V_{FLASH} V_{DDSYN}	I_{DD_33} I_{VFLASH} I_{DDSYN}	— — —	2 + (values derived from procedure of footnote 11) 10 15	mA mA mA
29	Operating current 5.0 V supplies (12 MHz ADCLK): V_{DDA} ($V_{DDAO} + V_{DDA1}$) Analog reference supply current (V_{RH} , V_{RL}) V_{PP}	I_{DD_A} I_{REF} I_{PP}	— — —	20.0 1.0 25.0	mA mA mA

3.8.1 I/O Pad Current Specifications

The power consumption of an I/O segment depends on the usage of the pins on a particular segment. The power consumption is the sum of all output pin currents for a segment. The output pin current can be calculated from [Table 10](#) based on the voltage, frequency, and load on the pin. Use linear scaling to calculate pin currents for voltage, frequency, and load parameters that fall outside the values given in [Table 10](#).

Table 10. I/O Pad Average DC Current ($T_A = T_L$ to T_H)¹

Spec	Pad Type	Symbol	Frequency (MHz)	Load ² (pF)	Voltage (V)	Drive Select / Slew Rate Control Setting	Current (mA)
1	Slow	I_{DRV_SH}	25	50	5.25	11	8.0
2			10	50	5.25	01	3.2
3			2	50	5.25	00	0.7
4			2	200	5.25	00	2.4
5	Medium	I_{DRV_MH}	50	50	5.25	11	17.3
6			20	50	5.25	01	6.5
7			3.33	50	5.25	00	1.1
8			3.33	200	5.25	00	3.9
9	Fast	I_{DRV_FC}	66	10	3.6	00	2.8
10			66	20	3.6	01	5.2
11			66	30	3.6	10	8.5
12			66	50	3.6	11	11.0
13			66	10	1.98	00	1.6
14			66	20	1.98	01	2.9
15			66	30	1.98	10	4.2
16			66	50	1.98	11	6.7
17			56	10	3.6	00	2.4
18			56	20	3.6	01	4.4
19			56	30	3.6	10	7.2
20			56	50	3.6	11	9.3
21			56	10	1.98	00	1.3
22			56	20	1.98	01	2.5
23			56	30	1.98	10	3.5
24			56	50	1.98	11	5.7
25			40	10	3.6	00	1.7
26			40	20	3.6	01	3.1
27			40	30	3.6	10	5.1
28			40	50	3.6	11	6.6
29			40	10	1.98	00	1.0
30			40	20	1.98	01	1.8
31			40	30	1.98	10	2.5
32			40	50	1.98	11	4.0

¹ These values are estimates from simulation and are not tested. Currents apply to output pins only.

² All loads are lumped.

- ³ The output delay, and the rise and fall, are calculated to 20% or 80% of the respective signal.
- ⁴ The output delay is shown in [Figure 4](#). To calculate the output delay with respect to the system clock, add a maximum of one system clock to the output delay.
- ⁵ This parameter is guaranteed by characterization rather than 100% tested.




Figure 4. Pad Output Delay

3.13 AC Timing

3.13.1 Reset and Configuration Pin Timing

Table 19. Reset and Configuration Pin Timing ¹

Spec	Characteristic	Symbol	Min.	Max.	Unit
1	RESET pulse width	t_{RPW}	10	—	t_{CYC}
2	RESET glitch detect pulse width	t_{GPW}	2	—	t_{CYC}
3	PLLCFG, BOOTCFG, WKPCFG, RSTCFG setup time to RSTOUT valid	t_{RCSU}	10	—	t_{CYC}
4	PLLCFG, BOOTCFG, WKPCFG, RSTCFG hold time from RSTOUT valid	t_{RCH}	0	—	t_{CYC}

¹ Reset timing specified at: $V_{DDEH} = 3.0\text{--}5.25\text{ V}$ and $T_A = T_L$ to T_H .

3.13.4 External Bus Interface (EBI) Timing

Table 22 lists the timing information for the external bus interface (EBI).

Table 22. Bus Operation Timing¹

Spec	Characteristic and Description	Symbol	External Bus Frequency ^{2, 3}						Unit	Notes		
			40 MHz		56 MHz		66 MHz					
			Min.	Max.	Min.	Max.	Min.	Max.				
1	CLKOUT period	T _C	24.4	—	17.5	—	15.2	—	ns	Signals are measured at 50% V _{DDE} .		
2	CLKOUT duty cycle	t _{CDC}	45%	55%	45%	55%	45%	55%	T _C			
3	CLKOUT rise time	t _{CRT}	—	— ⁴	—	— ⁴	—	— ⁴	ns			
4	CLKOUT fall time	t _{CFT}	—	— ⁴	—	— ⁴	—	— ⁴	ns			
5	CLKOUT positive edge to output signal <i>invalid</i> or Hi-Z (hold time) External bus interface CS[0:3] ADDR[8:31] DATA[0:31] ⁵ BDIP OE RD_W _R TA TEA ⁶ TS WE/B _E [0:3] ⁷	t _{COH}	1.0 ⁸ 1.5	— —	1.0 ⁸ 1.5	— —	1.0 ⁸ 1.5	— —	ns	EBTS = 0 EBTS = 1 Hold time selectable via SIU_ECCR [EBTS] bit.		
	CLKOUT positive edge to output signal <i>invalid</i> or Hi-Z (hold time) Calibration bus interface CAL_CS[0, 2:3] CAL_ADDR[10:11, 27:30] CAL_DATA[0:15] CAL_WE/B _E [0:1]	t _{CCOH}	1.0 ⁸ 1.5	— —	1.0 ⁸ 1.5	— —	1.0 ⁸ 1.5	— —	ns	EBTS = 0 EBTS = 1 Hold time selectable via SIU_ECCR [EBTS] bit.		
6	CLKOUT positive edge to output signal <i>valid</i> (output delay) External bus interface CS[0:3] ADDR[8:31] DATA[0:31] ⁵ BDIP OE RD_W _R TA TEA ⁶ TS WE/B _E [0:3] ⁷	t _{Cov}	— —	10.0 ⁸ 11.0	— —	7.5 ⁸ 8.5	— —	6.0 ⁸ 7.0	ns	EBTS = 0 EBTS = 1 Output valid time selectable via SIU_ECCR [EBTS] bit.		




Figure 14. Synchronous Input Timing

3.13.5 External Interrupt Timing (IRQ Signals)

Table 23. External Interrupt Timing ¹

Spec	Characteristic	Symbol	Min.	Max.	Unit
1	IRQ pulse-width low	t_{IPWL}	3	—	t_{CYC}
2	IRQ pulse-width high	T_{IPWH}	3	—	t_{CYC}
3	IRQ edge-to-edge time ²	t_{ICYC}	6	—	t_{CYC}

¹ IRQ timing specified at: $V_{DDEH} = 3.0\text{--}5.25\text{ V}$ and $T_A = T_L$ to T_H .

² Applies when IRQ signals are configured for rising-edge or falling-edge events, but not both.




Figure 15. External Interrupt Timing

3.13.6 eTPU Timing

Table 24. eTPU Timing ¹

Spec	Characteristic	Symbol	Min.	Max	Unit
1	eTPU input channel pulse width	t_{ICPW}	4	—	t_{CYC}
2	eTPU output channel pulse width	t_{OCPW}	2^2	—	t_{CYC}

¹ eTPU timing specified at: $V_{DDEH} = 3.0\text{--}5.25\text{ V}$ and $T_A = T_L$ to T_H .

² This specification does not include the rise and fall times. When calculating the minimum eTPU pulse width, include the rise and fall times defined in the slew rate control fields (SRC) of the pad configuration registers (PCR).




Figure 16. eTPU Timing

3.13.7 eMIOS Timing

Table 25. eMIOS Timing ¹

Spec	Characteristic	Symbol	Min.	Max.	Unit
1	eMIOS input pulse width	t_{MIPW}	4	—	t_{CYC}
2	eMIOS output pulse width	t_{MOPW}	1 ²	—	t_{CYC}

¹ eMIOS timing specified at: $V_{DDEH} = 3.0\text{--}5.25\text{ V}$ and $T_A = T_L$ to T_H .

² This specification does not include the rise and fall times. When calculating the minimum eMIOS pulse width, include the rise and fall times defined in the slew rate control field (SRC) in the pad configuration register (PCR).




Figure 17. eMIOS Timing

3.13.8 DSPI Timing

Table 26. DSPI Timing ^{1, 2}

Spec	Characteristic	Symbol	80 MHz		112 MHz		132 MHz		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
1	SCK cycle time ^{3, 4}	t_{SCK}	24.4 ns	2.9 ms	17.5 ns	2.1 ms	15.2 ns	1.7 ms	—
2	PCS to SCK delay ⁵	t_{CSC}	23	—	15	—	13	—	ns
3	After SCK delay ⁶	t_{ASC}	22	—	14	—	12	—	ns
4	SCK duty cycle	t_{SDC}	$(t_{SCK} \div 2) - 2\text{ ns}$	$(t_{SCK} \div 2) + 2\text{ ns}$	$(t_{SCK} \div 2) - 2\text{ ns}$	$(t_{SCK} \div 2) + 2\text{ ns}$	$(t_{SCK} \div 2) - 2\text{ ns}$	$(t_{SCK} \div 2) + 2\text{ ns}$	ns
5	Slave access time (SS active to SOUT driven)	t_A	—	25	—	25	—	25	ns
6	Slave SOUT disable time (SS inactive to SOUT Hi-Z, or invalid)	t_{DIS}	—	25	—	25	—	25	ns
7	PCSx to PCSS time	t_{PCSC}	4	—	4	—	4	—	ns
8	PCSS to PCSx time	t_{PASC}	5	—	5	—	5	—	ns

Electrical Characteristics

Table 26. DSPI Timing^{1, 2} (continued)

Spec	Characteristic	Symbol	80 MHz		112 MHz		132 MHz		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
9	Data setup time for inputs	ts _{UI}							
	Master (MTFE = 0)		20	—	20	—	20	—	ns
	Slave		2	—	2	—	2	—	ns
	Master (MTFE = 1, CPHA = 0) ⁷		-4	—	3	—	6	—	ns
10	Data hold time for inputs	t _H I							
	Master (MTFE = 0)		-4	—	-4	—	-4	—	ns
	Slave		7	—	7	—	7	—	ns
	Master (MTFE = 1, CPHA = 0) ⁷		21	—	14	—	12	—	ns
11	Data valid (after SCK edge)	t _{SUO}							
	Master (MTFE = 0)		—	5	—	5	—	5	ns
	Slave		—	25	—	25	—	25	ns
	Master (MTFE = 1, CPHA = 0)		—	18	—	14	—	13	ns
12	Data hold time for outputs	t _{HO}							
	Master (MTFE = 0)		-5	—	-5	—	-5	—	ns
	Slave		5.5	—	5.5	—	5.5	—	ns
	Master (MTFE = 1, CPHA = 0)		8	—	4	—	3	—	ns
	Master (MTFE = 1, CPHA = 1)		-5	—	-5	—	-5	—	ns

¹ All DSPI timing specifications use the fastest slew rate (SRC = 0b11) on pad type M or MH. DSPI signals using pad types of S or SH have an additional delay based on the slew rate. DSPI timing is specified at: V_{DDEH} = 3.0–5.25 V; T_A = T_L to T_H; and CL = 50 pF with SRC = 0b11.

² Speed is the nominal maximum frequency. Max. speed is the maximum speed allowed including frequency modulation (FM). 82 MHz parts allow for 80 MHz system clock + 2% FM; 114 MHz parts allow for 112 MHz system clock + 2% FM; and 132 MHz parts allow for 128 MHz system clock + 2% FM.

³ The minimum SCK cycle time restricts the baud rate selection for the given system clock rate. These numbers are calculated based on two MPC55xx devices communicating over a DSPI link.

⁴ The actual minimum SCK cycle time is limited by pad performance.

⁵ The maximum value is programmable in DSPI_CTARx[PSSCK] and DSPI_CTARx[CSSCK].

⁶ The maximum value is programmable in DSPI_CTARx[PASC] and DSPI_CTARx[ASC].

⁷ This number is calculated using the SMPL_PT field in DSPI_MCR set to 0b10.




Figure 20. DSPI Classic SPI Timing—Slave, CPHA = 0




Figure 21. DSPI Classic SPI Timing—Slave, CPHA = 1

3.13.9 eQADC SSI Timing

Table 27. EQADC SSI Timing Characteristics

Spec	Rating	Symbol	Minimum	Typical	Maximum	Unit
2	FCK period ($t_{FCK} = 1 \div f_{FCK}$) ^{1, 2}	t_{FCK}	2	—	17	t_{SYS_CLK}
3	Clock (FCK) high time	t_{FCKHT}	$t_{SYS_CLK} - 6.5$	—	$9 \times (t_{SYS_CLK} + 6.5)$	ns
4	Clock (FCK) low time	t_{FCKLT}	$t_{SYS_CLK} - 6.5$	—	$8 \times (t_{SYS_CLK} + 6.5)$	ns
5	SDS lead / lag time	t_{SDS_LL}	-7.5	—	+7.5	ns
6	SDO lead / lag time	t_{SDO_LL}	-7.5	—	+7.5	ns
7	EQADC data setup time (inputs)	t_{EQ_SU}	22	—	—	ns
8	EQADC data hold time (inputs)	t_{EQ_HO}	1	—	—	ns

¹ SS timing specified at $V_{DDEH} = 3.0\text{--}5.25$ V, $T_A = T_L$ to T_H , and $CL = 25$ pF with $SRC = 0b11$. Maximum operating frequency varies depending on track delays, master pad delays, and slave pad delays.

² FCK duty cycle is not 50% when it is generated through the division of the system clock by an odd number.




Figure 27. EQADC SSI Timing

3.14 Fast Ethernet AC Timing Specifications

Media Independent Interface (MII) Fast Ethernet Controller (FEC) signals use transistor-to-transistor logic (TTL) signal levels compatible with devices operating at 3.3 V. The timing specifications for the MII FEC signals are independent of the system clock frequency (part speed designation).

3.14.1 MII FEC Receive Signal Timing

FEC_RXD[3:0], FEC_RX_DV, FEC_RX_ER, and FEC_RX_CLK

The receive functions correctly up to an FEC_RX_CLK maximum frequency of 25 MHz plus one percent. There is no minimum frequency requirement. The processor clock frequency must exceed four times the FEC_RX_CLK frequency.

Table 28 lists MII FEC receive channel timings.

Table 28. MII FEC Receive Signal Timing

Spec	Characteristic	Min.	Max	Unit
1	FEC_RXD[3:0], FEC_RX_DV, FEC_RX_ER to FEC_RX_CLK setup	5	—	ns
2	FEC_RX_CLK to FEC_RXD[3:0], FEC_RX_DV, FEC_RX_ER hold	5	—	ns
3	FEC_RX_CLK pulse-width high	35%	65%	FEC_RX_CLK period
4	FEC_RX_CLK pulse-width low	35%	65%	FEC_RX_CLK period

Figure 28 shows MII FEC receive signal timings listed in Table 28.




Figure 28. MII FEC Receive Signal Timing Diagram

Mechanicals


	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26				
A	VSS	VSTBY	AN37	AN11	VDDA1	AN16	AN1	AN5	VRH	AN23	AN27	AN28	AN35	VSSA0	AN15	ETRIG1	ETPUB18	ETPUB20	ETPUB24	ETPUB27	GPIO205	MDO11	MDO8	VDD	VDD33	VSS	A			
B	VDD	VSS	AN36	AN39	AN19	AN20	AN0	AN4	REF BYPC	AN22	AN26	AN31	AN32	VSSA0	AN14	ETRIG0	ETPUB21	ETPUB25	ETPUB28	ETPUB31	MDO10	MDO7	MDO4	MDO0	VSS	VDDE7	B			
C	VDD33	VDD	VSS	AN8	AN17	VSSA1	AN21	AN3	AN7	VRL	AN25	AN30	AN33	VDDA0	AN13	ETPUB19	ETPUB22	ETPUB26	ETPUB30	MDO9	MDO6	MDO3	MDO1	VSS	VDDE7	VDD	C			
D	ETPUA30	ETPUA31	VDD	VSS	AN38	AN9	AN10	AN18	AN2	AN6	AN24	AN29	AN34	VDDEH9	AN12	ETPUB16	ETPUB17	ETPUB23	ETPUB29	MDO5	MDO2	VDDEH8	VSS	VDDE7	TCK	TDI	D			
E	ETPUA28	ETPUA31	VDDEH1	VDD																						VDDE7	TMS	TDO	TEST	E
F	ETPUA24	ETPUA27	ETPUA26	VDDEH1																						MSE00	JCOMP	EVTI	EVTO	F
G	ETPUA23	ETPUA22	ETPUA25	ETPUA21																						MSE01	MCKO	GPIO204	ETPUB15	G
H	ETPUA20	ETPUA19	ETPUA18	ETPUA17																						RDY	GPIO203	ETPUB14	ETPUB13	H
J	ETPUA16	ETPUA15	ETPUA14	ETPUA13																						VDDEH6	ETPUB12	ETPUB11	ETPUB9	J
K	ETPUA12	ETPUA11	ETPUA10	ETPUA9																						ETPUB10	ETPUB8	ETPUB7	ETPUB5	K
L	ETPUA8	ETPUA7	ETPUA6	ETPUA5																						ETPUB6	ETPUB4	ETPUB3	ETPUB2	L
M	ETPUA4	ETPUA3	ETPUA2	ETPUA1																						TCRCLKB	ETPUB1	ETPUB0	SINB	M
N	BDIP	TEA	ETPUA0	TCRCLKA																						SOUTB	PCSB3	PCSB0	PCSB1	N
P	CS3	CS2	CS1	CS0																						PCSA3	PCSB4	SCKB	PCSB2	P
R	WE3	WE2	WE1	WE0																						PCSB5	SOUTA	SINA	SCKA	R
T	VDDE2	TSIZ0	RD_WR	VDDE2																						PCSA1	PCSA0	PCSA2	VPP	T
U	ADDR16	TSIZ1	TA	VDDE33																						PCSA4	TXDA	PCSA5	VFLASH	U
V	ADDR18	ADDR17	TS	ADDR8																						CNTXC	RXDA	RSTOUT	RST CFG	V
W	ADDR20	ADDR19	ADDR9	ADDR10																						RXDB	CNRXC	TXDB	RESET	W
Y	ADDR22	ADDR21	ADDR11	VDDE2																						WKP	BOOT CFG	VRC VSS	VSS SYN	Y
AA	ADDR24	ADDR23	ADDR13	ADDR12																						VDDEH6	PLL CFG1	BOOT CFG0	EXTAL	AA
AB	VDDE2	ADDR25	ADDR15	ADDR14																						VDD	VRC CTL	PLL CFG0	XTAL	AB
AC	ADDR26	ADDR27	ADDR31	VSS	VDD	DATA26	DATA28	VDDE2	DATA30	DATA31	DATA8	DATA10	VDDE2	DATA12	DATA14	EMIOS2	EMIOS8	EMIOS12	EMIOS21	EMIOS22	CNTXA	VDDE5	NC	VSS	VDD	VRC33	VDD SYN	AC		
AD	ADDR28	ADDR30	VSS	VDD	DATA24	DATA25	DATA27	DATA29	VDD33	GPIO207	DATA9	DATA11	DATA13	DATA15	EMIOS3	EMIOS6	EMIOS10	EMIOS15	EMIOS17	EMIOS22	CNTXA	VDDE5	NC	VSS	VDD	VDD33	AD			
AE	ADDR29	VSS	VDD	DATA17	DATA19	DATA21	DATA23	DATA0	DATA2	DATA4	DATA6	OE	BR	BG	EMIOS1	EMIOS5	EMIOS9	EMIOS13	EMIOS16	EMIOS19	EMIOS23	CNRXA	VDDE5	CLKOUT	VSS	VDD	AE			
AF	VSS	VDD	DATA16	DATA18	VDDE2	DATA20	DATA22	GPIO206	DATA1	DATA3	VDDE2	DATA5	DATA7	BB	EMIOS0	EMIOS4	EMIOS7	EMIOS11	EMIOS14	EMIOS18	EMIOS20	CNTXB	CNRXB	VDDE5	ENG CLK	VSS	AF			

Note: NC No connect. AC22 & AD23 reserved

Figure 34. MPC5553 416 Package

4.4 MPC5553 208-Pin Package Dimensions

The package drawings of the MPC5553 208-pin MAP BGA are shown in [Figure 37](#).



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE	PRINT VERSION NOT TO SCALE
TITLE: 208 I/O MAP BGA, 17 X 17 PKG, 1-MM PITCH	DOCUMENT NO: 98ARS23882W	REV: D
	CASE NUMBER: 1159A-01	02 AUG 2005
	STANDARD: JEDEC MO-151 AAF-1	

Figure 37. MPC5553 208-Pin Package

4.5 MPC5553 324-Pin Package Dimensions

The package drawings of the MPC5553 324-pin TEPBGA package are shown in [Figure 38](#).




Figure 38. MPC5553 324 TEPBGA Package

NOTES:

1. ALL DIMENSIONS IN MILLIMETERS.

2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.

3. MAXIMUM SOLDER BALL DIAMETER MEASURED PARALLEL TO DATUM A.

4. DATUM A, THE SEATING PLANE, IS DETERMINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.

5. PARALLELISM MEASUREMENT SHALL EXCLUDE ANY EFFECT OF MARK ON TOP SURFACE OF PACKAGE.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE	PRINT VERSION NOT TO SCALE
TITLE: PBGA, 324 I/O, 23 X 23 PKG, 1 MM PITCH (OMPAC)	DOCUMENT NO: 98ASS23840W CASE NUMBER: 1158-03 STANDARD: JEDEC MS-034 AAJ-1	REV: D 26 APR 2006

Figure 38. MPC5553 324 TEPBGA Package (continued)

Table 33. Table and Figure Changes Between Rev. 2.0 and 3.0 (continued)

Location	Description of Changes
<i>Table 10 (I/O Pad Average DC Current ($T_A = T_L$ to T_H))</i>	I/O Pad Average DC Current: Added ($T_A = T_L - T_H$)
<i>Table 11 (VDD33 Pad Average DC Current ($T_A = T_L$ to T_H))</i>	V _{DD3} Pad Average DC Current: Added ($T_A = T_L - T_H$)
<i>Table 12 (FMPLL Electrical Specifications)</i>	FMPLL Electrical Characteristics:
	<ul style="list-style-type: none"> Spec 1, footnote 1 in column 2: 'PLL reference frequency range': Added that reads 'Nominal crystal and external reference values are worst-case not more than 1%. The device operates correctly if the frequency remains within $\pm 5\%$ of the specification limit. This tolerance range allows for a slight frequency drift of the crystals over time. The designer must thoroughly understand the drift margin of the source clock.' Spec 21, column 2: Changed $f_{ref_crystal}$ to f_{ref} in ICO frequency equation, and added the same equation but substituted f_{ref_ext} for f_{ref} for the external reference clock, giving: $f_{ico} = [f_{ref_crystal} \times (MFD + 4)] \div (PREDIV + 1)$ $f_{ico} = [f_{ref_ext} \times (MFD + 4)] \div (PREDIV + 1)$ Spec 21: Changed column 5 from 'f_{SYS}' MHz to: 'f_{MAX}'. Spec 22: Changed column 4, <i>Max Value</i> from f_{MAX} to 20, and added footnote 17 to read, 'Maximum value for dual controller (1:1) mode is ($f_{MAX} \div 2$) and the predivider set to 1 (FMPLL_SYNCR[PREDIV] = 0b001).'
<i>Table 13 (eQADC Conversion Specifications ($T_A = T_L$ to T_H))</i>	eQADC Conversion Specifications: Added ($T_A = T_L - T_H$) to the table title.
<i>Table 14 (Flash Program and Erase Specifications ($T_A = T_L$ to T_H))</i>	Flash Program and Erase Specifications:
	<ul style="list-style-type: none"> Added ($T_A = T_L - T_H$) to the table title. Specs 9 and 10: Changed typical values for the H7Fa Flash pre-program and erase times: <ul style="list-style-type: none"> -- 48 KB: from 435 to 345 -- 64 KB: from 525 to 415 Spec 8, 128KB block pre-program and erase time: <ul style="list-style-type: none"> -- Typical column values from 675 to 500. -- Initial Max column from 1800 to 1250. -- Max column values from 15,000 to 7,500. Moved footnote 1 from the table title to directly after the 'Typical' in the column 5 header. Footnote 2: Changed from: 'Initial factory condition: ≤ 100 program/erase cycles, 25 °C, typical supply voltage, 80 MHz minimum system frequency.' To: 'Initial factory condition: ≤ 100 program/erase cycles, 25 °C, using a typical supply voltage measured at a minimum system frequency of 80 MHz.'
<i>Table 15 (Flash EEPROM Module Life ($T_A = T_L$ to T_H))</i>	Flash EEPROM Module Life:
	<ul style="list-style-type: none"> Replaced (Full Temperature Range) with ($T_A = T_L - T_H$) in the table title. Spec 1b, Min. column value changed from 10,000 to 1,000.
<i>Table 16 (FLASH_BIU Settings vs. Frequency of Operation)</i>	FLASH BIU Settings vs. Frequency of Operations:
	<ul style="list-style-type: none"> 'Added footnote 1 to the end of the table title, The footnote reads: 'Illegal combinations exist. Use entries from the same row in this table.' Moved footnote 2: For maximum flash performance, set to 0b11' to the 'DPFEN' column header. Deleted the x-refs in the 'DPFEN' column for the rows. Created a x-ref for footnote 2 and inserted in the 'IPFEN' column header. Deleted the x-refs in the 'IPFEN' column for the rows. Moved footnote 3: For maximum flash performance, set to 0b110' to the 'PFLIM' column header. Deleted the x-refs in the 'PFLIM' column for the rows. Moved footnote 4: For maximum flash performance, set to 0b1' to the 'BFEN' column header. Deleted the x-refs in the 'BFEN' column for the rows. Changed footnotes 1, 5, and 6 to become footnotes 5, 6, and 7 <ul style="list-style-type: none"> -- footnote 5 82 MHz parts allow for 80 MHz system clock + 2% frequency modulation (FM). -- footnote 6 102 MHz parts allow for 100 MHz system clock + 2% FM. -- footnote 7 132 MHz parts allow for 128 MHz system clock + 2% FM.