



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|---|
| Core Processor | e200z6 |
| Core Size | 32-Bit Single-Core |
| Speed | 132MHz |
| Connectivity | CANbus, EBI/EMI, Ethernet, SCI, SPI |
| Peripherals | DMA, POR, PWM, WDT |
| Number of I/O | 220 |
| Program Memory Size | 1.5MB (1.5M x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 64K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.35V ~ 1.65V |
| Data Converters | A/D 40x12b |
| Oscillator Type | External |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 324-BBGA |
| Supplier Device Package | 324-PBGA (23x23) |
| Purchase URL | https://www.e-xfl.com/product-detail/nxp-semiconductors/mpc5553mzq132 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



2 Ordering Information



Figure 1. MPC5500 Family Part Number Example

Unless noted in this data sheet, all specifications apply from T_L to T_H .

| Freescale Part Number ¹ | Package Description | Spee | d (MHz) | Operating Temperature ² | | |
|------------------------------------|--|---------|---------------------------------------|------------------------------------|------------------------|--|
| | Package Description | Nominal | Max. ³ (f _{MAX}) | Min. (T _L) | Max. (T _H) | |
| MPC5553MVR132 | | 132 | 132 | | | |
| MPC5553MVR112 | MPC5553 416 package | 112 | 114 | –40° C | 125° C | |
| MPC5553MVR80 | () | 80 | 82 | | | |
| MPC5553MVZ132 | | 132 | 132 | | | |
| MPC5553MVZ112 | MPC5553 324 package | 112 | 114 | –40° C | 125° C | |
| MPC5553MVZ80 | (| 80 | 82 | | | |
| MPC5553MVM132 | | 132 | 132 | | | |
| MPC5553MVM112 | MPC5553 208 package Lead-free (Pb-free) | 112 | 114 | –40° C | 125° C | |
| MPC5553MVM80 | (| 80 | 82 | | | |
| MPC5553MZP132 | | 132 | 132 | | | |
| MPC5553MZP112 | MPC5553 416 package Leaded (SnPb) | 112 | 114 | –40° C | 125° C | |
| MPC5553MZP80 | | | 82 | | | |
| MPC5553MZQ132 | | 132 | 132 | | | |
| MPC5553MZQ112 | MPC5553 324 package Leaded (SnPb) | 112 | 114 | –40° C | 125° C | |
| MPC5553MZQ80 | | 80 | 82 | | | |



| Freescale Part Number ¹ | Package Description | Spee | d (MHz) | Operating Temperature ² | | |
|------------------------------------|--------------------------------------|---------|---------|------------------------------------|------------------------|--|
| | | Nominal | | Min. (T _L) | Max. (T _H) | |
| MPC5553MVF132 | | 132 | 132 | | | |
| MPC5553MVF112 | MPC5553 208 package Leaded (SnPb) | 112 | 114 | _40° C | 125° C | |
| MPC5553MVF80 | | 80 | 82 | | | |

Table 1. Orderable Part Numbers (continued)

¹ All devices are PPC5553, rather than MPC5553 or SPC5553, until product qualifications are complete. Not all configurations are available in the PPC parts.

² The lowest ambient operating temperature is referenced by T_L; the highest ambient operating temperature is referenced by T_H.

³ Speed is the nominal maximum frequency. Max. speed is the maximum speed allowed including frequency modulation (FM). 82 MHz parts allow for 80 MHz system clock + 2% FM; 114 MHz parts allow for 112 MHz system clock + 2% FM; and 132 MHz parts allow for 128 MHz system clock + 2% FM.

3 Electrical Characteristics

This section contains detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications for the MCU.

3.1 Maximum Ratings

| Table | 2 | Absolute | Maximum | Ratings | 1 |
|-------|----|----------|---------------|---------|---|
| lable | ۷. | Absolute | IVIAXIIIIUIII | пашуз | |

| Spec | Characteristic | Symbol | Min. | Max. | Unit |
|------|--|------------------------------------|--|--------------------------------------|------|
| 1 | 1.5 V core supply voltage ² | V _{DD} | -0.3 | 1.7 | V |
| 2 | Flash program/erase voltage | V _{PP} | -0.3 | 6.5 | V |
| 4 | Flash read voltage | V _{FLASH} | -0.3 | 4.6 | V |
| 5 | SRAM standby voltage | V _{STBY} | -0.3 | 1.7 | V |
| 6 | Clock synthesizer voltage | V _{DDSYN} | -0.3 | 4.6 | V |
| 7 | 3.3 V I/O buffer voltage | V _{DD33} | -0.3 | 4.6 | V |
| 8 | Voltage regulator control input voltage | V _{RC33} | -0.3 | 4.6 | V |
| 9 | Analog supply voltage (reference to V _{SSA}) | V _{DDA} | -0.3 | 5.5 | V |
| 10 | I/O supply voltage (fast I/O pads) ³ | V _{DDE} | -0.3 | 4.6 | V |
| 11 | I/O supply voltage (slow and medium I/O pads) 3 | V _{DDEH} | -0.3 | 6.5 | V |
| 12 | DC input voltage ⁴ V _{DDEH} powered I/O pads V _{DDE} powered I/O pads | V _{IN} | -1.0 ⁵ -1.0 ⁵ | 6.5 ⁶ 4.6 ⁷ | v |
| 13 | Analog reference high voltage (reference to V _{RL}) | V _{RH} | -0.3 | 5.5 | V |
| 14 | V_{SS} to V_{SSA} differential voltage | $V_{SS} - V_{SSA}$ | -0.1 | 0.1 | V |
| 15 | V _{DD} to V _{DDA} differential voltage | $V_{DD} - V_{DDA}$ | -V _{DDA} | V _{DD} | V |
| 16 | V _{REF} differential voltage | V _{RH} – V _{RL} | -0.3 | 5.5 | V |
| 17 | V _{RH} to V _{DDA} differential voltage | V _{RH} – V _{DDA} | -5.5 | 5.5 | V |
| 18 | V _{RL} to V _{SSA} differential voltage | V _{RL} – V _{SSA} | -0.3 | 0.3 | V |



At a known board temperature, the junction temperature is estimated using the following equation:

 $T_{J} = T_{B} + (R_{\theta JB} \times P_{D})$

where:

 T_J = junction temperature (°C) T_B = board temperature at the package perimeter (°C/W)

 $R_{\theta IB}$ = junction-to-board thermal resistance (°C/W) per JESD51-8

 P_D = power dissipation in the package (W)

When the heat loss from the package case to the air does not factor into the calculation, an acceptable value for the junction temperature is predictable. Ensure the application board is similar to the thermal test condition, with the component soldered to a board with internal planes.

The thermal resistance is expressed as the sum of a junction-to-case thermal resistance plus a case-to-ambient thermal resistance:

 $R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$

where:

 $R_{\theta JA}$ = junction-to-ambient thermal resistance (°C/W)

 $R_{\theta JC}$ = junction-to-case thermal resistance (°C/W)

 $R_{\theta CA}$ = case-to-ambient thermal resistance (°C/W)

 $R_{\theta JC}$ is device related and is not affected by other factors. The thermal environment can be controlled to change the case-to-ambient thermal resistance, $R_{\theta CA}$. For example, change the air flow around the device, add a heat sink, change the mounting arrangement on the printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device. This description is most useful for packages with heat sinks where 90% of the heat flow is through the case to heat sink to ambient. For most packages, a better model is required.

A more accurate two-resistor thermal model can be constructed from the junction-to-board thermal resistance and the junction-to-case thermal resistance. The junction-to-case thermal resistance describes when using a heat sink or where a substantial amount of heat is dissipated from the top of the package. The junction-to-board thermal resistance describes the thermal performance when most of the heat is conducted to the printed circuit board. This model can be used to generate simple estimations and for computational fluid dynamics (CFD) thermal models.

To determine the junction temperature of the device in the application on a prototype board, use the thermal characterization parameter (Ψ_{JT}) to determine the junction temperature by measuring the temperature at the top center of the package case using the following equation:

 $T_{J} = T_{T} + (\Psi_{JT} \times P_{D})$ where: $T_{T} = \text{thermocouple temperature on top of the package (°C)}$ $\Psi_{JT} = \text{thermal characterization parameter (°C/W)}$ $P_{D} = \text{power dissipation in the package (W)}$



| Table 6. V _{RC} and POF | R Electrical Specifications | (continued) |
|----------------------------------|-----------------------------|-------------|
|----------------------------------|-----------------------------|-------------|

| Spec | Characteristic | | Symbol | Min. | Max. | Units |
|------|--|--|--------------------|------|------|-------|
| 9 | Absolute value of slew rate on power s | Absolute value of slew rate on power supply pins | | — | 50 | V/ms |
| | Required gain at Tj: | – 40° C | | 40 | — | — |
| 10 | $I_{DD} \div I_{VRCCTL} (@ f_{sys} = f_{MAX})$ | 25° C | BETA ¹⁰ | 45 | _ | — |
| | 6, 7, 8, 9 | 150° C | | 55 | 500 | — |

The internal POR signals are V_{POR15}, V_{POR33}, and V_{POR5}. On power up, assert RESET before the internal POR negates. RESET must remain asserted until the power supplies are within the operating conditions as specified in Table 9 DC Electrical Specifications. On power down, assert RESET before any power supplies fall outside the operating conditions and until the internal POR asserts.

 $^2~V_{IL~S}$ (Table 9, Spec15) is guaranteed to scale with V_{DDEH6} down to V_{POR5}

3 Supply full operating current for the 1.5 V supply when the 3.3 V supply reaches this range.

It is possible to reach the current limit during ramp up-do not treat this event as short circuit current.

5 At peak current for device.

6 Requires compliance with Freescale's recommended board requirements and transistor recommendations. Board signal traces/routing from the V_{RCCTL} package signal to the base of the external pass transistor and between the emitter of the pass transistor to the V_{DD} package signals must have a maximum of 100 nH inductance and minimal resistance (less than 1 Ω). V_{BCCTL} must have a nominal 1 μ F phase compensation capacitor to ground. V_{DD} must have a 20 μ F (nominal) bulk capacitor (greater than 4 µF over all conditions, including lifetime). Place high-frequency bypass capacitors consisting of

eight 0.01 μ F, two 0.1 μ F, and one 1 μ F capacitors around the package on the V_{DD} supply signals. 7

 I_{VRCCTL} is measured at the following conditions: $V_{DD} = 1.35$ V, $V_{RC33} = 3.1$ V, $V_{VRCCTL} = 2.2$ V.

8 Refer to Table 1 for the maximum operating frequency.

⁹ Values are based on I_{DD} from high-use applications as explained in the I_{DD} Electrical Specification.

¹⁰ BETA is the worst-case external transistor BETA. It is measured on a per-part basis and calculated as (I_{DD} ÷ I_{VBCCTI}).

Power-Up/Down Sequencing 3.7

Power sequencing between the 1.5 V power supply and V_{DDSYN} or the RESET power supplies is required if using an external 1.5 V power supply with V_{RC33} tied to ground (GND). To avoid power-sequencing, V_{RC33} must be powered up within the specified operating range, even if the on-chip voltage regulator controller is not used. Refer to Section 3.7.2, "Power-Up Sequence (VRC33 Grounded)," and Section 3.7.3, "Power-Down Sequence (VRC33 Grounded)."

Power sequencing requires that V_{DD33} must reach a certain voltage where the values are read as ones before the POR signal negates. Refer to Section 3.7.1, "Input Value of Pins During POR Dependent on VDD33."

Although power sequencing is not required between V_{RC33} and V_{DDSYN} during power up, V_{RC33} must not lead V_{DDSYN} by more than 600 mV or lag by more than 100 mV for the V_{RC} stage turn-on to operate within specification. Higher spikes in the emitter current of the pass transistor occur if V_{RC33} leads or lags V_{DDSYN} by more than these amounts. The value of that higher spike in current depends on the board power supply circuitry and the amount of board level capacitance.

Furthermore, when all of the PORs negate, the system clock starts to toggle, adding another large increase of the current consumed by V_{RC33}. If V_{RC33} lags V_{DDSYN} by more than 100 mV, the increase in current consumed can drop V_{DD} low enough to assert the 1.5 V POR again. Oscillations are possible when the 1.5 V POR asserts and stops the system clock, causing the voltage on V_{DD} to rise until the 1.5 V POR negates again. All oscillations stop when V_{RC33} is powered sufficiently.



3.7.1 Input Value of Pins During POR Dependent on V_{DD33}

When powering up the device, V_{DD33} must not lag the latest V_{DDSYN} or RESET power pin (V_{DDEH6}) by more than the V_{DD33} lag specification listed in Table 6, spec 8. This avoids accidentally selecting the bypass clock mode because the internal versions of PLLCFG[0:1] and RSTCFG are not powered and therefore cannot read the default state when POR negates. V_{DD33} can lag V_{DDSYN} or the RESET power pin (V_{DDEH6}), but cannot lag both by more than the V_{DD33} lag specification. This V_{DD33} lag specification applies during power up only. V_{DD33} has no lead or lag requirements when powering down.

3.7.2 Power-Up Sequence (V_{RC33} Grounded)

The 1.5 V V_{DD} power supply must rise to 1.35 V before the 3.3 V V_{DDSYN} power supply and the RESET power supply rises above 2.0 V. This ensures that digital logic in the PLL for the 1.5 V power supply does not begin to operate below the specified operation range lower limit of 1.35 V. Because the internal 1.5 V POR is disabled, the internal 3.3 V POR or the RESET power POR must hold the device in reset. Since they can negate as low as 2.0 V, V_{DD} must be within specification before the 3.3 V POR and the RESET POR negate.



Figure 3. Power-Up Sequence (V_{RC33} Grounded)

3.7.3 Power-Down Sequence (V_{RC33} Grounded)

The only requirement for the power-down sequence with V_{RC33} grounded is if V_{DD} decreases to less than its operating range, V_{DDSYN} or the RESET power must decrease to less than 2.0 V before the V_{DD} power increases to its operating range. This ensures that the digital 1.5 V logic, which is reset only by an ORed POR and can cause the 1.5 V supply to decrease less than its specification value, resets correctly. See Table 6, footnote 1.



| Spec | Characteristic | Symbol | Min | Max. | Unit |
|------|--|--|----------------------------------|--|--|
| 30 | Operating current V _{DDE} supplies: ¹² V _{DDE11} V _{DDE2} V _{DDE3} V _{DDE44} V _{DDE5} V _{DDE46} V _{DDE7} V _{DDE48} V _{DDE49} | I _{DD1} I _{DD2} I _{DD3} I _{DD4} I _{DD5} I _{DD6} I _{DD7} I _{DD8} I _{DD9} | | Refer to footnote ¹² | mA mA mA mA mA mA mA |
| 31 | Fast I/O weak pullup current ¹³ 1.62–1.98 V 2.25–2.75 V 3.00–3.60 V Fast I/O weak pulldown current ¹³ 1.62–1.98 V 2.25–2.75 V 3.00–3.60 V | I _{ACT_F} | 10 20 20 10 20 20 | 110 130 170 100 130 170 | μΑ μΑ μΑ μΑ μΑ |
| 32 | Slow and medium I/O weak pullup/down current ¹³ 3.0–3.6 V 4.5–5.5 V | I _{ACT_S} | 10 20 | 150 170 | μΑ μΑ |
| 33 | I/O input leakage current ¹⁴ | I _{INACT_D} | -2.5 | 2.5 | μA |
| 34 | DC injection current (per pin) | I _{IC} | -2.0 | 2.0 | mA |
| 35 | Analog input current, channel off ¹⁵ | I _{INACT_A} | -150 | 150 | nA |
| 35a | Analog input current, shared analog / digital pins (AN[12], AN[13], AN[14], AN[15]) | I _{INACT_AD} | -2.5 | 2.5 | μA |
| 36 | V_{SS} to V_{SSA} differential voltage ¹⁶ | $V_{SS} - V_{SSA}$ | -100 | 100 | mV |
| 37 | Analog reference low voltage | V _{RL} | V _{SSA} – 0.1 | V _{SSA} + 0.1 | V |
| 38 | V _{RL} differential voltage | V _{RL} – V _{SSA} | -100 | 100 | mV |
| 39 | Analog reference high voltage | V _{RH} | V _{DDA} – 0.1 | V _{DDA} + 0.1 | V |
| 40 | V _{REF} differential voltage | V _{RH} – V _{RL} | 4.5 | 5.25 | V |
| 41 | V_{SSSYN} to V_{SS} differential voltage | $V_{\rm SSSYN} - V_{\rm SS}$ | -50 | 50 | mV |
| 42 | V_{RCVSS} to V_{SS} differential voltage | $V_{\rm RCVSS} - V_{\rm SS}$ | -50 | 50 | mV |
| 43 | V_{DDF} to V_{DD} differential voltage | $V_{DDF} - V_{DD}$ | -100 | 100 | mV |
| 43a | V _{RC33} to V _{DDSYN} differential voltage | V _{RC33} – V _{DDSYN} | -0.1 | 0.1 ¹⁷ | V |
| 44 | Analog input differential signal range (with common mode 2.5 V) | V _{IDIFF} | -2.5 | 2.5 | V |
| 45 | Operating temperature range, ambient (packaged) | $T_A = (T_L \text{ to } T_H)$ | ΤL | Т _Н | °C |
| 46 | Slew rate on power-supply pins | — | — | 50 | V/ms |

Table 9. DC Electrical Specifications ($T_A = T_L$ to T_H) (continued)

¹ V_{DDE2} and V_{DDE3} are limited to 2.25–3.6 V only if SIU_ECCR[EBTS] = 0; V_{DDE2} and V_{DDE3} have a range of 1.6–3.6 V if SIU_ECCR[EBTS] = 1.



Table 12. FMPLL Electrical Specifications (continued)

| Spec | Characteristic | Symbol | Minimum | Maximum | Unit |
|------|--|---------------------|---------|------------------|--------------------------|
| 19 | CLKOUT period jitter, measured at f _{SYS} max: ^{13, 14} Peak-to-peak jitter (clock edge to clock edge) Long term jitter (averaged over a 2 ms interval) | C _{JITTER} | | 5.0 0.01 | % f _{CLKOUT} |
| 20 | Frequency modulation range limit ¹⁵ (do not exceed f _{sys} maximum) | C _{MOD} | 0.8 | 2.4 | %f _{SYS} |
| 21 | $ \begin{array}{l} \text{ICO frequency} \\ f_{ico} = \left[\begin{array}{c} f_{ref_crystal} \times (\text{MFD} + 4) \end{array} \right] \div (\text{PREDIV} + 1) \end{array}^{16} \\ f_{ico} = \left[\begin{array}{c} f_{ref_ext} \times (\text{MFD} + 4) \end{array} \right] \div (\text{PREDIV} + 1) \end{array} $ | f _{ico} | 48 | f _{MAX} | MHz |
| 22 | Predivider output frequency (to PLL) | f _{PREDIV} | 4 | 20 ¹⁷ | MHz |

(V_{DDSYN} = 3.0–3.6 V; V_{SS} = V_{SSSYN} = 0.0 V; $T_A = T_L$ to T_H)

¹ Nominal crystal and external reference values are worst-case not more than 1%. The device operates correctly if the frequency remains within ± 5% of the specification limit. This tolerance range allows for a slight frequency drift of the crystals over time. The designer must thoroughly understand the drift margin of the source clock.

² All internal registers retain data at 0 Hz.

³ Up to the maximum frequency rating of the device (refer to Table 1).

⁴ Loss of reference frequency is defined as the reference frequency detected internally, which transitions the PLL into self-clocked mode.

⁵ The PLL operates at self-clocked mode (SCM) frequency when the reference frequency falls below f_{LOR}. SCM frequency is measured on the CLKOUT ball with the divider set to divide-by-two of the system clock. NOTE: In SCM, the MFD and PREDIV have no effect and the RFD is bypassed.

⁶ Use the EXTAL input high voltage parameter when using the FlexCAN oscillator in crystal mode (no quartz crystals or resonators). (V_{extal} – V_{xtal}) must be ≥ 400 mV for the oscillator's comparator to produce the output clock.

⁷ Use the EXTAL input low voltage parameter when using the FlexCAN oscillator in crystal mode (no quartz crystals or resonators). (V_{xtal} – V_{extal}) must be ≥ 400 mV for the oscillator's comparator to produce the output clock.

⁸ I_{xtal} is the oscillator bias current out of the XTAL pin with both EXTAL and XTAL pins grounded.

⁹ C_{PCB EXTAL} and C_{PCB XTAL} are the measured PCB stray capacitances on EXTAL and XTAL, respectively.

¹⁰ This specification applies to the period required for the PLL to relock after changing the MFD frequency control bits in the synthesizer control register (SYNCR). From power up with crystal oscillator reference, the lock time also includes the crystal startup time.

¹¹ PLL is operating in 1:1 PLL mode.

 12 V_{DDE} = 3.0–3.6 V.

¹³ Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{sys}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the PLL circuitry via V_{DDSYN} and V_{SSSYN} and variation in crystal oscillator frequency increase the jitter percentage for a given interval. CLKOUT divider is set to divide-by-two.

¹⁴ Values are with frequency modulation disabled. If frequency modulation is enabled, jitter is the sum of (jitter + Cmod).

¹⁵ Modulation depth selected must not result in f_{svs} value greater than the f_{svs} maximum specified value.

 $^{16}\,f_{SYS}=f_{iCO}\div(2^{RFD}).$

¹⁷ Maximum value for dual controller (1:1) mode is ($f_{MAX} \div 2$) with the predivider set to 1 (FMPLL_SYNCR[PREDIV] = 0b001).



| Spec | Characteristic | Symbol | Minimum | Maximum | Unit |
|------|---|--------------------|----------------------------|----------------------------------|---------------------|
| 1 | ADC clock (ADCLK) frequency ¹ | F _{ADCLK} | 1 | 12 | MHz |
| 2 | Conversion cycles Differential Single ended | CC | 13 + 2 (15) 14 + 2 (16) | 13 + 128 (141) 14 + 128 (142) | ADCLK cycles |
| 3 | Stop mode recovery time ² | T _{SR} | 10 | — | μs |
| 4 | Resolution ³ | — | 1.25 | _ | mV |
| 5 | INL: 6 MHz ADC clock | INL6 | -4 | 4 | Counts ³ |
| 6 | INL: 12 MHz ADC clock | INL12 | -8 | 8 | Counts |
| 7 | DNL: 6 MHz ADC clock | DNL6 | -3 ⁴ | 3 ⁴ | Counts |
| 8 | DNL: 12 MHz ADC clock | DNL12 | 6 ⁴ | 6 ⁴ | Counts |
| 9 | Offset error with calibration | OFFWC | -4 ⁵ | 4 ⁵ | Counts |
| 10 | Full-scale gain error with calibration | GAINWC | -8 ⁶ | 8 ⁶ | Counts |
| 11 | Disruptive input injection current ^{7, 8, 9, 10} | I _{INJ} | -1 | 1 | mA |
| 12 | Incremental error due to injection current. All channels are 10 k Ω < Rs <100 k Ω Channel under test has Rs = 10 k Ω , $I_{INJ} = I_{INJMAX}$, I_{INJMIN} | E _{INJ} | -4 | 4 | Counts |
| 13 | Total unadjusted error (TUE) for single ended conversions with calibration ^{11, 12, 13, 14, 15} | TUE | -4 | 4 | Counts |

Table 13. eQADC Conversion Specifications ($T_A = T_L$ to T_H)

Conversion characteristics vary with F_{ADCLK} rate. Reduced conversion accuracy occurs at maximum F_{ADCLK} rate. The maximum value is based on 800 KS/s and the minimum value is based on 20 MHz oscillator clock frequency divided by a maximum 16 factor.

- ² Stop mode recovery time begins when the ADC control register enable bits are set until the ADC is ready to perform conversions.
- ³ At $V_{BH} V_{BL} = 5.12$ V, one least significant bit (LSB) = 1.25, mV = one count.
- ⁴ Guaranteed 10-bit mono tonicity.
- ⁵ The absolute value of the offset error without calibration \leq 100 counts.
- ⁶ The absolute value of the full scale gain error without calibration \leq 120 counts.
- ⁷ Below disruptive current conditions, the channel being stressed has conversion values of: 0x3FF for analog inputs greater than V_{RH} , and 0x000 for values less than V_{RL} . This assumes that $V_{RH} \le V_{DDA}$ and $V_{RL} \ge V_{SSA}$ due to the presence of the sample amplifier. Other channels are not affected by non-disruptive conditions.
- ⁸ Exceeding the limit can cause a conversion error on both stressed and unstressed channels. Transitions within the limit do not affect device reliability or cause permanent damage.
- ⁹ Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values using $V_{POSCLAMP} = V_{DDA} + 0.5$ V and $V_{NEGCLAMP} = -0.3$ V, then use the larger of the calculated values.
- ¹⁰ This condition applies to two adjacent pads on the internal pad.
- ¹¹ The TUE specification is always less than the sum of the INL, DNL, offset, and gain errors due to canceling errors.
- ¹² TUE does not apply to differential conversions.
- ¹³ Measured at 6 MHz ADC clock. TUE with a 12 MHz ADC clock is: -16 counts < TUE < 16 counts.
- ¹⁴ TUE includes all internal device errors such as internal reference variation (75% Ref, 25% Ref).
- ¹⁵ Depending on the input impedance, the analog input leakage current (Table 9. DC Electrical Specifications, spec 35a) can affect the actual TUE measured on analog channels AN[12], AN[13], AN[14], AN[15].



3.11 H7Fa Flash Memory Electrical Characteristics

Table 14. Flash Program and Erase Specifications ($T_A = T_L$ to T_H)

| Spec | Flash Program Characteristic | Symbol | Min. | Typical ¹ | Initial Max. ² | Max. ³ | Unit |
|------|---|--------------------------|------|----------------------|------------------------------|-------------------|------|
| 3 | Doubleword (64 bits) program time ⁴ | T _{dwprogram} | — | 10 | — | 500 | μs |
| 4 | Page program time ⁴ | T _{pprogram} | — | 22 | 44 ⁵ | 500 | μs |
| 7 | 16 KB block pre-program and erase time | T _{16kpperase} | _ | 265 | 400 | 5000 | ms |
| 9 | 48 KB block pre-program and erase time | T _{48kpperase} | _ | 345 | 400 | 5000 | ms |
| 10 | 64 KB block pre-program and erase time | T _{64kpperase} | _ | 415 | 500 | 5000 | ms |
| 8 | 128 KB block pre-program and erase time | T _{128kpperase} | _ | 500 | 1250 | 7500 | ms |
| 11 | Minimum operating frequency for program and erase operations ⁶ | _ | 25 | _ | _ | _ | MHz |

¹ Typical program and erase times are calculated at 25 °C operating temperature using nominal supply values.

² Initial factory condition: ≤ 100 program/erase cycles, 25 °C, using a typical supply voltage measured at a minimum system frequency of 80 MHz.

³ The maximum erase time occurs after the specified number of program/erase cycles. This maximum value is characterized but not guaranteed.

⁴ Actual hardware programming times. This does not include software overhead.

⁵ Page size is 256 bits (8 words).

⁶ The read frequency of the flash can range up to the maximum operating frequency. There is no minimum read frequency condition.

| Spec | Characteristic | Symbol | Min. | Typical ¹ | Unit |
|------|--|-----------|---------|----------------------|--------|
| 1a | Number of program/erase cycles per block for 16 KB, 48 KB, and 64 KB blocks over the operating temperature range (T _J) | P/E | 100,000 | _ | cycles |
| 1b | Number of program/erase cycles per block for 128 KB blocks over the operating temperature range (T_{J}) | P/E | 1000 | 100,000 | cycles |
| 2 | Data retention Blocks with 0–1,000 P/E cycles Blocks with 1,001–100,000 P/E cycles | Retention | 20 5 | _ | years |

Table 15. Flash EEPROM Module Life $(T_A = T_L \text{ to } T_H)$

Typical endurance is evaluated at 25° C. Product qualification is performed to the minimum specification. For additional information on the Freescale definition of typical endurance, refer to engineering bulletin EB619 Typical Endurance for Nonvolatile Memory.

1



Electrical Characteristics



Figure 9. JTAG Boundary Scan Timing



3.13.3 Nexus Timing

| Spec | Characteristic | Symbol | Min. | Max. | Unit |
|------|--|---|----------------|------|-------------------|
| 1 | MCKO cycle time | t _{MCYC} | 1 ² | 8 | t _{CYC} |
| 2 | MCKO duty cycle | t _{MDC} | 40 | 60 | % |
| 3 | MCKO low to MDO data valid ³ | t _{MDOV} | -1.5 | 3.0 | ns |
| 4 | MCKO low to MSEO data valid ³ | t _{MSEOV} | -1.5 | 3.0 | ns |
| 5 | MCKO low to EVTO data valid ³ | t _{EVTOV} | -1.5 | 3.0 | ns |
| 6 | EVTI pulse width | t _{EVTIPW} | 4.0 | _ | t _{TCYC} |
| 7 | EVTO pulse width | t _{EVTOPW} | 1 | _ | t _{MCYC} |
| 8 | TCK cycle time | t _{TCYC} | 4 ⁴ | _ | t _{CYC} |
| 9 | TCK duty cycle | t _{TDC} | 40 | 60 | % |
| 10 | TDI, TMS data setup time | t _{NTDIS} , t _{NTMSS} | 8 | _ | ns |
| 11 | TDI, TMS data hold time | t _{NTDIH} , t _{NTMSH} | 5 | _ | ns |
| | TCK low to TDO data valid | t _{JOV} | | | |
| 12 | V _{DDE} = 2.25–3.0 V | | 0 | 12 | ns |
| | V _{DDE} = 3.0–3.6 V | | 0 | 10 | ns |
| 13 | RDY valid to MCKO ⁵ | _ | | | |

Table 21. Nexus Debug Port Timing ¹

¹ JTAG specifications apply when used for debug functionality. All Nexus timing relative to MCKO is measured from 50% of MCKO and 50% of the respective signal. Nexus timing specified at V_{DD} = 1.35–1.65 V, V_{DDE} = 2.25–3.6 V, V_{DD33} and V_{DDSYN} = 3.0–3.6 V, T_A = T_L to T_H, and CL = 30 pF with DSC = 0b10.

² The Nexus AUX port runs up to 82 MHz. Set NPC_PCR[MCKO_DIV] to divide-by-two if the system frequency is greater than 82 MHz.

 3 MDO, $\overline{\text{MSEO}}$, and $\overline{\text{EVTO}}$ data is held valid until the next MCKO low cycle occurs.

⁴ Limit the maximum frequency to approximately 16 MHz (V_{DDE} = 2.25–3.0 V) or 20 MHz (V_{DDE} = 3.0–3.6 V) to meet the timing specification for t_{JOV} of [0.2 x t_{JCYC}] as outlined in the IEEE-ISTO 5001-2003 specification.

⁵ The RDY pin timing is asynchronous to MCKO and is guaranteed by design to function correctly.



Figure 10. Nexus Output Timing

NP

Electrical Characteristics

- ⁶ Due to pin limitations, the $\overline{\text{TEA}}$ signal is not available on the 324 package.
- ⁷ Due to pin limitations, the $\overline{WE}/\overline{BE}$ [2:3] signals are not available on the 324 package.
- ⁸ SIU_ECCR[EBTS] = 0 timings are tested and valid at V_{DDE} = 2.25–3.6 V only; SIU_ECCR[EBTS] = 1 timings are tested and valid at V_{DDE} = 1.6–3.6 V.



Figure 13. Synchronous Output Timing



3.14 Fast Ethernet AC Timing Specifications

Media Independent Interface (MII) Fast Ethernet Controller (FEC) signals use transistor-to-transistor logic (TTL) signal levels compatible with devices operating at 3.3 V. The timing specifications for the MII FEC signals are independent of the system clock frequency (part speed designation).

3.14.1 MII FEC Receive Signal Timing FEC_RXD[3:0], FEC_RX_DV, FEC_RX_ER, and FEC_RX_CLK

The receive functions correctly up to an FEC_RX_CLK maximum frequency of 25 MHz plus one percent. There is no minimum frequency requirement. The processor clock frequency must exceed four times the FEC_RX_CLK frequency.

Table 28 lists MII FEC receive channel timings.

| Table 28. MII FEC Receive | Signal Timing |
|---------------------------|---------------|
|---------------------------|---------------|

| Spec | Characteristic | Min. | Max | Unit |
|------|--|------|-----|-------------------|
| 1 | FEC_RXD[3:0], FEC_RX_DV, FEC_RX_ER to FEC_RX_CLK setup | 5 | — | ns |
| 2 | FEC_RX_CLK to FEC_RXD[3:0], FEC_RX_DV, FEC_RX_ER hold | 5 | — | ns |
| 3 | FEC_RX_CLK pulse-width high | 35% | 65% | FEC_RX_CLK period |
| 4 | FEC_RX_CLK pulse-width low | 35% | 65% | FEC_RX_CLK period |

Figure 28 shows MII FEC receive signal timings listed in Table 28.



Figure 28. MII FEC Receive Signal Timing Diagram



Mechanicals

4 Mechanicals

4.1 MPC5553 208 MAP BGA Pinout

Figure 32 is a pinout for the MPC5553 208 MAP BGA package.

NOTE.

 V_{DDEH10} and V_{DDEH6} are connected internally on the 208-ball package and are listed as $V_{DDEH6}.$

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | |
|---|-------------|-------------|-------------|-------------|-------------|------------|-------------|-------------|-------------|-------------|-------------|------------|------------|-------------|--------------|------------|---|
| A | VSS | AN9 | AN11 | VDDA1 | VSSA1 | AN1 | AN5 | VRH | VRL | AN27 | VSSA0 | AN12 | MDO2 | MDO0 | VDD33 | VSS | A |
| В | VDD | VSS | AN38 | AN21 | AN0 | AN4 | REF BYPC | AN22 | AN25 | AN28 | VDDA0 | AN13 | MDO3 | MDO1 | VSS | VDD | В |
| С | VSTBY | VDD | VSS | AN17 | AN34 | AN16 | AN3 | AN7 | AN23 | AN32 | AN33 | AN14 | AN15 | VSS | MSEO0 | тск | С |
| D | VDD33 | AN39 | VDD | VSS | AN18 | AN2 | AN6 | AN24 | AN30 | AN31 | AN35 | VDDEH 9 | VSS | TMS | EVTO | TEST | D |
| Е | ETPUA 30 | ETPUA 31 | AN37 | VDD | | | | | | | | | VDDE7 | TDI | EVTI | MSEO1 | Е |
| F | ETPUA 28 | ETPUA 29 | ETPUA 26 | AN36 | | | | | | | | | VDDEH 6 | TDO | МСКО | JCOMP | F |
| G | ETPUA 24 | ETPUA 27 | ETPUA 25 | ETPUA 21 | | | VSS | VSS | VSS | VSS | | | SOUTB | PCSB3 | SINB | PCSB0 | G |
| н | ETPUA 23 | ETPUA 22 | ETPUA 17 | ETPUA 18 | | | VSS | VSS | VSS | VSS | | | PCSA3 | PCSB4 | PCSB2 | PCSB1 | Н |
| J | ETPUA 20 | ETPUA 19 | ETPUA 14 | ETPUA 13 | | | VSS | VSS | VSS | VSS | | | PCSB5 | TXDA | PCSA2 | SCKB | J |
| к | ETPUA 16 | ETPUA 15 | ETPUA 7 | VDDEH 1 | | | VSS | VSS | VSS | VSS | | | CNTXC | RXDA | RSTOUT | VPP | к |
| L | ETPUA 12 | ETPUA 11 | ETPUA 6 | TCRCLK A | | | | | | | | | TXDB | CNRXC | WKP CFG | RESET | L |
| М | ETPUA 10 | ETPUA 9 | ETPUA 1 | ETPUA 5 | | | | | | | | | RXDB | PLL CFG0 | BOOT CFG1 | VSS SYN | М |
| Ν | ETPUA 8 | ETPUA 4 | ETPUA 0 | VSS | VDD | VDD33 | EMIOS 2 | EMIOS 10 | VDDEH 4 | EMIOS 12 | EMIOS 21 | VDD33 | VSS | VRC CTL | PLL CFG1 | EXTAL | Ν |
| Ρ | ETPUA 3 | ETPUA 2 | VSS | VDD | GPIO 207 | VDDE2 | EMIOS 6 | EMIOS 8 | EMIOS 16 | EMIOS 17 | EMIOS 22 | CNTXA | VDD | VSS | VRC33 | XTAL | Ρ |
| R | CS0 | VSS | VDD | GPIO 206 | EMIOS 4 | EMIOS 3 | EMIOS 9 | EMIOS 11 | EMIOS 14 | EMIOS 19 | EMIOS 23 | CNRXA | CNRXB | VDD | VSS | VDD SYN | R |
| т | VSS | VDD | OE | EMIOS 0 | EMIOS 1 | EMIOS 5 | EMIOS 7 | EMIOS 13 | EMIOS 15 | EMIOS 18 | EMIOS 20 | CNTXB | VDDE5 | ENG CLK | VDD | VSS | Т |
| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | |

Figure 32. MPC5553 208 Package





Figure 33 is a pinout for the MPC5553 324 PBGA package.

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | |
|----|-------------|-------------|-------------|-------------|-------|-------|-------------|-------|-------------|-------------|-------|-------|-------|-------|------------|-------|--------|-------|-------------|--------------|-------------|------------|----|
| А | VSS | VDD | VSTBY | AN37 | AN11 | VDDA1 | VSSA1 | AN1 | AN5 | VRH | VRL | AN27 | AN28 | AN35 | VSSA0 | AN12 | MDO11 | MDO10 | MDO8 | VDD | VDD33 | VSS | Α |
| в | VDD33 | VSS | VDD | AN36 | AN39 | AN19 | AN16 | AN0 | AN4 | REF BYPC | AN23 | AN26 | AN31 | AN32 | VSSA0 | AN13 | MDO9 | MDO7 | MDO4 | MDO0 | VSS | VDDE7 | в |
| с | ETPUA 30 | ETPUA 31 | VSS | VDD | AN8 | AN17 | AN20 | AN21 | AN3 | AN7 | AN22 | AN25 | AN30 | AN33 | VDDA0 | AN14 | MDO5 | MDO2 | MDO1 | VSS | VDDE7 | VDD | с |
| D | ETPUA 28 | ETPUA 29 | ETPUA 26 | VSS | VDD | AN38 | AN9 | AN10 | AN18 | AN2 | AN6 | AN24 | AN29 | AN34 | VDDEH 9 | AN15 | MDO6 | MDO3 | VSS | VDDE7 | тск | TDI | D |
| Е | ETPUA 24 | ETPUA 27 | ETPUA 25 | ETPUA 21 | | | | | | | | | | | | | | | VDDE7 | TMS | TDO | TEST | Е |
| F | ETPUA 23 | ETPUA 22 | ETPUA 17 | ETPUA 18 | | | | | | | | | | | | | | | VDDE7 | JCOMP | EVTI | EVTO | F |
| G | ETPUA 20 | ETPUA 19 | ETPUA 14 | ETPUA 13 | | | | | | | | | | | | | | | RDY | мско | MSEO0 | MSEO1 | G |
| н | ETPUA 16 | ETPUA 15 | ETPUA 10 | VDDEH | | | | | | | | | | | | | | | VDDEH 10 | GPIO 203 | GPIO 204 | SINB | н |
| J | ETPUA 12 | ETPUA 11 | ETPUA 6 | ETPUA 9 | | | | | VSS | VSS | VSS | VSS | VSS | VDDE7 | | | | | SOUTB | PCSB3 | PCSB0 | PCSB1 | J |
| к | ETPUA 8 | ETPUA 7 | ETPUA 2 | ETPUA 5 | | | | | VSS | VSS | VSS | VSS | VSS | VSS | | | | | PCSA3 | PCSB4 | SCKB | PCSB2 | к |
| L | ETPUA 4 | ETPUA | ETPUA 0 | ETPUA | | | | | VSS | VSS | VSS | VSS | VSS | VSS | | | | | PCSB5 | SOUTA | SINA | SCKA | L |
| м | BDIP | TCRCLK | CS1 | CS0 | | | | | VDDE2 | VDDE2 | VSS | VSS | VSS | VSS | | | | | PCSA1 | PCSA0 | PCSA2 | VPP | м |
| N | CS3 | CS2 | WE1 | WE0 | | | | | VSS | VSS | VDDE2 | VSS | VSS | VSS | | | | | PCSA4 | TXDA | PCSA5 | VFLASH | N |
| Р | ADDR | ADDR | RD_WR | VDD33 | | | | | VSS | VSS | VDDE2 | VSS | VSS | VSS | | | | | CNTXC | RXDA | RSTOUT | RST CEG | Ρ |
| R | ADDR | ADDR | VDDE2 | TA | | | | | | | | | | | | | | | WKP CFG | CNRXC | TXDB | RESET | R |
| т | ADDR 20 | ADDR | ADDR | TS | | | | | | | | | | | | | | | RXDB | BOOT CEG1 | PLL CEG2 | VSS SYN | т |
| U | ADDR | ADDR | ADDR | ADDR | Nc | ote: | NC | No c | onnec | t. Res | erved | (W18 | & Y19 | are s | horted | to ea | ch oth | er) | VDDEH | PLL CEG1 | BOOT | EXTAL | U |
| v | ADDR | ADDR | ADDR | ADDR 31 | | | | | | | | | | | | | | | VDD | VRC | PLL | XTAL | v |
| w | ADDR | VDDE2 | ADDR | VSS | VDD | VDDE2 | VDD33 | VDDE2 | DATA | DATA | DATA | EMIOS | EMIOS | VDDEH | EMIOS | EMIOS | VDDE5 | NC | VSS | VDD | VRC33 | VDD | w |
| Y | ADDR | ADDR | VSS | VDD | VDDE2 | DATA | DATA | DATA | GPIO 207 | DATA | DATA | EMIOS | EMIOS | EMIOS | EMIOS | EMIOS | CNTXA | VDDE5 | NC | VSS | VDD | VDD33 | Y |
| AA | ADDR | VSS | VDD | VDDE2 | DATA | VDDE2 | GPIO 206 | DATA | DATA | VDDE2 | EMIOS | EMIOS | EMIOS | EMIOS | EMIOS | EMIOS | EMIOS | CNRXA | VDDE5 | CLKOUT | VSS | VDD | A۴ |
| AB | VSS | VDD | VDDE2 | DATA | DATA | DATA | DATA | DATA | OE | EMIOS | EMIOS | EMIOS | EMIOS | EMIOS | EMIOS | EMIOS | EMIOS | CNTXB | CNRXB | VDDE5 | ENG | VSS | AE |
| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | |

Figure 33. MPC5553 324 Package

4.3 MPC5553 416 PBGA Pinout

Figure 34, Figure 35, and Figure 36 show the pinout for the MPC5553 416 PBGA package. The alternate Fast Ethernet Controller (FEC) signals are multiplexed with the data calibration bus signals.

NOTE

The MPC5500 devices are pin compatible for software portability and use the primary function names to label the pins in the BGA diagram. Although some devices do not support all the primary functions shown in the BGA diagram, the muxed and GPIO signals on those pins remain available. See the signals chapter in the device reference manual for the signal muxing.





DETAIL K (ROTATED 90' CLOCKWISE)

NOTES:

5

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.
- 3. DIMENSION & IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER, PARALLEL TO DATUM PLANE Z.
- 4. DATUM Z (SEATING PLANE) IS DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.
 - PARALLELISM MEASUREMENT SHALL EXCLUDE ANY EFFECT OF MARK ON TOP SURFACE OF PACKAGE.

| FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. | MECHANICA | L OUTLINE | PRINT VERSION NO | T TO SCALE | | | |
|---|-------------|----------------------------------|------------------|------------|--|--|--|
| TITLE: | | DOCUMENT NO |): 98ARS23882W | REV: D | | | |
| 208 I/O MAP BG/ | А, РІТСН | CASE NUMBER: 1159A-01 02 AUG 200 | | | | | |
| | 1 HOH | STANDARD: JE | DEC MO-151 AAF-1 | | | | |

Figure 37. MPC5553 208 MAP BGA Package (continued)



| NOTES: | | | |
|---|----------------|--------------------|-------------|
| 1. ALL DIMENSIONS IN MILLIMETERS. | | | |
| 2. DIMENSIONING AND TOLERANCING PER ASME | Y14.5M-1994. | | |
| 3. MAXIMUM SOLDER BALL DIAMETER MEASURE | D PARALLEL TO | DATUM A. | |
| A. DATUM A, THE SEATING PLANE, IS DETERMIN SOLDER BALLS. | NED BY THE SPI | HERICAL CROWNS OF | THE |
| 5. PARALLELISM MEASUREMENT SHALL EXCLUDE OF PACKAGE. | E ANY EFFECT (| DF MARK ON TOP SUF | RFACE |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| © FREESCALE SEMICONDUCTOR, INC. MECHANIC | L OUTLINE | PRINT VERSION NO | T TO SCALE |
| TITLE: PBGA. 324 1/0. | DOCUMENT NO | : 98ASS23840W | REV: D |
| 23 X 23 PKG, | CASE NUMBER | : 1158–03 | 26 APR 2006 |
| 1 MM PITCH (OMPAC) | STANDARD: JE | DEC MS-034 AAJ-1 | |
| | | | |

Figure 38. MPC5553 324 TEPBGA Package (continued)



Mechanicals

4

NOTES:

1. ALL DIMENSIONS IN MILLIMETERS.

2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.

3. MAXIMUM SOLDER BALL DIAMETER MEASURED PARALLEL TO DATUM A.

DATUM A, THE SEATING PLANE, IS DETERMINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.

| © FREESC/ AL | LE SEMICONDUCTOR, INC. L RIGHTS RESERVED. | MECHANICA | L OUTLINE | PRINT VERSION NO | T TO SCALE | | |
|-----------------|--|-----------|--------------|------------------------|------------|--|--|
| TITLE: | 416 I/O. PBGA | | DOCUMENT NO |): 98ARE10523D | REV: A | | |
| | 27 X 27 PKG, | | CASE NUMBER | 2: 1494–01 13 JUL 2005 | | | |
| | 1 MM PITCH (OMPAC | C) | STANDARD: JE | DEC MS-034 AAL-1 | | | |

Figure 39. MPC5553 416 TEPBGA Package (continued)



Table 33. Table and Figure Changes Between Rev. 2.0 and 3.0

| Location | Description of Changes |
|-------------------------|--|
| Figure 1 MF | PC5500 Family Part Numbers: |
| | Removed the 2 in the tape and reel designator in both the graphic and in the Tape and Reel Status text. Changed Qualification Status by adding ', general market flow' to the M designator, and added an 'S' designator with the description of 'Fully spec. qualified, automotive flow. |
| Table 1 (Ord | derable Part Numbers) Orderable Part Numbers: |
| | Moved the 'Lead-free' or 'Lead' in the Package Description column to a second line and added 'Pb-free' and 'SnPb' respectively. Changed Lead to Leaded. Footnote 2 changed to read:' The lowest ambient operating temperature is referenced by T_L; the highest ambient operating temperature is referenced by T_H.' Footnote 3 changed to read: 'Speed is the nominal maximum frequency. Max speed is the maximum speed allowed including frequency modulation (FM): 82 MHz parts allow for 80 MHz system clock + 2% FM; 114 MHz parts allow for 112 MHz system clock + 2% FM; and 132 MHz parts allow for 128 MHz system clock + 2% FM;'. |
| Table 2 (Ab | solute Maximum Ratings) Absolute Maximum Ratings: |
| | Deleted Spec 3, "Flash core voltage." Spec 21, Added the name of the spec, 'V_{RC33} to V_{DDSYN} differential voltage,' as well as the name and cross reference to Table 9, DC Electrical Specifications, to which the Spec was moved. Spec 28 "Maximum Solder Temperature": Added two lines: Lead-free (Pb-free) and Leaded (SnPb) with maximum values of 260 C and 245 C respectively. Footnote 1, added: 'any of' between 'beyond' and 'the listed maxima.' Deleted footnote 2: 'Absolute maximum voltages are currently maximum burn-in voltages. Absolute maximum specifications for device stress have not yet been determined.' Footnote 6 (now footnote 5): Changed to the following sentence to the end. "Internal structures hold the input |
| | voltage greater than -1.0 V if the injection current limit of 2 mA is met. Keep the negative DC voltage greater than -0.6 V on eTPU[15] and on SINB during the internal power-on reset (POR) state." |
| Table 4 (EM | <i>II Testing Specifications) EMI Testing Specifications</i> : Changed the maximum operating frequency to from 132 to f _{MAX} . |
| Table 5 (ES | D Ratings ,) ESD Characteristics: Added (Electromagnetic Static Discharge) in the section title. |
| Table 6 (V _R | _C and POR Electrical Specifications), VCR/POR Electrical Specifications: |
| | Subscript all symbol names that appear after the first underscore character. Removed 'Tj 'after '150 C' in the last line, second column: Characteristic. Reformatted columns. Added footnote 1 to specs 1, 2, and 3 that reads: On power up, assert RESET before V_{POR15}, V_{POR33}, and V_{POR5} negate (internal POR). RESET must remain asserted until the power supplies are within the operating conditions as specified in Table 9 (DC Electrical Specifications (T_A = T_{L to} T_H)) DC Electrical Specifications. On power down, assert RESET before any power supplies fall outside the operating conditions and until the internal POR asserts. Added to Spec 2: |
| | 3.3 V (V_{DDSYN}) POR negated (ramp down) Min. 0.0 Max 0.30 V 3.3 V (V_{DDSYN}) POR asserted (ramp up) Min. 0.0 Max 0.30 V Specs 7 and 10: added 'at Tj 'at the end of the first line in the second column: Characteristic. Spec 10: Changed the minimum values of: -40 C = 40; 25 C = 45; 150 C = 55. Added cross-reference to footnote 6: 'I_{VRCCTL} is measured at the following conditions: V_{DD} = 1.35 V, V_{RC33} = 3.1 V, V_{VRCCTL} = 2.2 V.' Changed '(@ V_{DD} = 1.35 V, f_{sys} = f_{MAX})'to '(@ f_{sys} = f_{MAX}). Added a new footnote 7, 'Refer to Table 1 (Orderable Part Numbers) for the maximum operating frequency.' Rewrote old footnote 8 (new footnote 9) to read: Represents the worst-case external transistor BETA. It is measured on a per-part basis and calculated as (I_{DD} ÷ I_{VRCCTL}). Deleted old footnote 9: 'Preliminary value. Final specification pending characterization.' |



How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only: Freescale Semiconductor Literature Distribution Center 1-800-441-2447 or 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Document Number: MPC5553 Rev. 4 4/2012 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2008-2012. All rights reserved.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

