



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                                 |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                                          |
| Core Processor             | RXv2                                                                                                                                                                            |
| Core Size                  | 32-Bit Single-Core                                                                                                                                                              |
| Speed                      | 120MHz                                                                                                                                                                          |
| Connectivity               | CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, LINbus, MMC/SD, SCI, SPI, SSI, UART/USART, USB                                                                                     |
| Peripherals                | DMA, LVD, POR, PWM, WDT                                                                                                                                                         |
| Number of I/O              | 78                                                                                                                                                                              |
| Program Memory Size        | 2MB (2M x 8)                                                                                                                                                                    |
| Program Memory Type        | FLASH                                                                                                                                                                           |
| EEPROM Size                | 64K x 8                                                                                                                                                                         |
| RAM Size                   | 552K x 8                                                                                                                                                                        |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 3.6V                                                                                                                                                                     |
| Data Converters            | A/D 22x12b; D/A 1x12b                                                                                                                                                           |
| Oscillator Type            | Internal                                                                                                                                                                        |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                               |
| Mounting Type              | Surface Mount                                                                                                                                                                   |
| Package / Case             | 100-LQFP                                                                                                                                                                        |
| Supplier Device Package    | 100-LFQFP (14x14)                                                                                                                                                               |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f564mfcdfp-31">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f564mfcdfp-31</a> |

Table 1.3 List of Products (2/3)

| Group | Part No.      | Package      | Code Flash<br>Memory<br>Capacity | RAM<br>Capacity | Data Flash<br>Memory<br>Capacity | Operating<br>Frequency<br>(Max.) | Encryption<br>Module | SDHI          |
|-------|---------------|--------------|----------------------------------|-----------------|----------------------------------|----------------------------------|----------------------|---------------|
| RX64M | R5F564MFCDFP  | PLQP0100KB-A | 2 Mbytes                         | 512 Kbytes      | 64 Kbytes                        | 120 MHz                          | Not supported        | Not supported |
|       | R5F564MFDDFP  | PLQP0100KB-A | 2 Mbytes                         | 512 Kbytes      | 64 Kbytes                        | 120 MHz                          | Not supported        | Available     |
|       | R5F564MFGDFP  | PLQP0100KB-A | 2 Mbytes                         | 512 Kbytes      | 64 Kbytes                        | 120 MHz                          | Available            | Not supported |
|       | R5F564MFHDFP  | PLQP0100KB-A | 2 Mbytes                         | 512 Kbytes      | 64 Kbytes                        | 120 MHz                          | Available            | Available     |
|       | R5F564MLCDBG  | PLBG0176GA-A | 4 Mbytes                         | 512 Kbytes      | 64 Kbytes                        | 120 MHz                          | Not supported        | Not supported |
|       | R5F564MLDDBG  | PLBG0176GA-A | 4 Mbytes                         | 512 Kbytes      | 64 Kbytes                        | 120 MHz                          | Not supported        | Available     |
|       | R5F564MLGDBG  | PLBG0176GA-A | 4 Mbytes                         | 512 Kbytes      | 64 Kbytes                        | 120 MHz                          | Available            | Not supported |
|       | R5F564MLHDBG  | PLBG0176GA-A | 4 Mbytes                         | 512 Kbytes      | 64 Kbytes                        | 120 MHz                          | Available            | Available     |
|       | R5F564MJCDBG  | PLBG0176GA-A | 3 Mbytes                         | 512 Kbytes      | 64 Kbytes                        | 120 MHz                          | Not supported        | Not supported |
|       | R5F564MJDDBG  | PLBG0176GA-A | 3 Mbytes                         | 512 Kbytes      | 64 Kbytes                        | 120 MHz                          | Not supported        | Available     |
|       | R5F564MJGDBG  | PLBG0176GA-A | 3 Mbytes                         | 512 Kbytes      | 64 Kbytes                        | 120 MHz                          | Available            | Not supported |
|       | R5F564MJHDBG  | PLBG0176GA-A | 3 Mbytes                         | 512 Kbytes      | 64 Kbytes                        | 120 MHz                          | Available            | Available     |
|       | R5F564MGCDBG  | PLBG0176GA-A | 2.5 Mbytes                       | 512 Kbytes      | 64 Kbytes                        | 120 MHz                          | Not supported        | Not supported |
|       | R5F564MGDDBG  | PLBG0176GA-A | 2.5 Mbytes                       | 512 Kbytes      | 64 Kbytes                        | 120 MHz                          | Not supported        | Available     |
|       | R5F564MGGDBG  | PLBG0176GA-A | 2.5 Mbytes                       | 512 Kbytes      | 64 Kbytes                        | 120 MHz                          | Available            | Not supported |
|       | R5F564MGHDBG  | PLBG0176GA-A | 2.5 Mbytes                       | 512 Kbytes      | 64 Kbytes                        | 120 MHz                          | Available            | Available     |
|       | R5F564MFCDBG  | PLBG0176GA-A | 2 Mbytes                         | 512 Kbytes      | 64 Kbytes                        | 120 MHz                          | Not supported        | Not supported |
|       | R5F564MFDDBG  | PLBG0176GA-A | 2 Mbytes                         | 512 Kbytes      | 64 Kbytes                        | 120 MHz                          | Not supported        | Available     |
|       | R5F564MFGDBG  | PLBG0176GA-A | 2 Mbytes                         | 512 Kbytes      | 64 Kbytes                        | 120 MHz                          | Available            | Not supported |
|       | R5F564MFHDBG  | PLBG0176GA-A | 2 Mbytes                         | 512 Kbytes      | 64 Kbytes                        | 120 MHz                          | Available            | Available     |
|       | R5F564MLCDLC  | PTLG0177KA-A | 4 Mbytes                         | 512 Kbytes      | 64 Kbytes                        | 120 MHz                          | Not supported        | Not supported |
|       | R5F564MLDDLC  | PTLG0177KA-A | 4 Mbytes                         | 512 Kbytes      | 64 Kbytes                        | 120 MHz                          | Not supported        | Available     |
|       | R5F564MLGDLC  | PTLG0177KA-A | 4 Mbytes                         | 512 Kbytes      | 64 Kbytes                        | 120 MHz                          | Available            | Not supported |
|       | R5F564MLHDLC  | PTLG0177KA-A | 4 Mbytes                         | 512 Kbytes      | 64 Kbytes                        | 120 MHz                          | Available            | Available     |
|       | R5F564MJCDLC  | PTLG0177KA-A | 3 Mbytes                         | 512 Kbytes      | 64 Kbytes                        | 120 MHz                          | Not supported        | Not supported |
|       | R5F564MJDDLC  | PTLG0177KA-A | 3 Mbytes                         | 512 Kbytes      | 64 Kbytes                        | 120 MHz                          | Not supported        | Available     |
|       | R5F564MJGDLC  | PTLG0177KA-A | 3 Mbytes                         | 512 Kbytes      | 64 Kbytes                        | 120 MHz                          | Available            | Not supported |
|       | R5F564MJHDLC  | PTLG0177KA-A | 3 Mbytes                         | 512 Kbytes      | 64 Kbytes                        | 120 MHz                          | Available            | Available     |
|       | R5F564MGCDLC  | PTLG0177KA-A | 2.5 Mbytes                       | 512 Kbytes      | 64 Kbytes                        | 120 MHz                          | Not supported        | Not supported |
|       | R5F564MGDDLC  | PTLG0177KA-A | 2.5 Mbytes                       | 512 Kbytes      | 64 Kbytes                        | 120 MHz                          | Not supported        | Available     |
|       | R5F564MGGLDC  | PTLG0177KA-A | 2.5 Mbytes                       | 512 Kbytes      | 64 Kbytes                        | 120 MHz                          | Available            | Not supported |
|       | R5F564MGHDLDC | PTLG0177KA-A | 2.5 Mbytes                       | 512 Kbytes      | 64 Kbytes                        | 120 MHz                          | Available            | Available     |
|       | R5F564MFCDLDC | PTLG0177KA-A | 2 Mbytes                         | 512 Kbytes      | 64 Kbytes                        | 120 MHz                          | Not supported        | Not supported |
|       | R5F564MFDDLDC | PTLG0177KA-A | 2 Mbytes                         | 512 Kbytes      | 64 Kbytes                        | 120 MHz                          | Not supported        | Available     |
|       | R5F564MFGDLDC | PTLG0177KA-A | 2 Mbytes                         | 512 Kbytes      | 64 Kbytes                        | 120 MHz                          | Available            | Not supported |
|       | R5F564MFHDLDC | PTLG0177KA-A | 2 Mbytes                         | 512 Kbytes      | 64 Kbytes                        | 120 MHz                          | Available            | Available     |
|       | R5F564MLCDLK  | PTLG0145KA-A | 4 Mbytes                         | 512 Kbytes      | 64 Kbytes                        | 120 MHz                          | Not supported        | Not supported |
|       | R5F564MLDDLK  | PTLG0145KA-A | 4 Mbytes                         | 512 Kbytes      | 64 Kbytes                        | 120 MHz                          | Not supported        | Available     |
|       | R5F564MLGDLK  | PTLG0145KA-A | 4 Mbytes                         | 512 Kbytes      | 64 Kbytes                        | 120 MHz                          | Available            | Not supported |
|       | R5F564MLHDLK  | PTLG0145KA-A | 4 Mbytes                         | 512 Kbytes      | 64 Kbytes                        | 120 MHz                          | Available            | Available     |
|       | R5F564MJCDLK  | PTLG0145KA-A | 3 Mbytes                         | 512 Kbytes      | 64 Kbytes                        | 120 MHz                          | Not supported        | Not supported |
|       | R5F564MJDDLK  | PTLG0145KA-A | 3 Mbytes                         | 512 Kbytes      | 64 Kbytes                        | 120 MHz                          | Not supported        | Available     |
|       | R5F564MJGDLK  | PTLG0145KA-A | 3 Mbytes                         | 512 Kbytes      | 64 Kbytes                        | 120 MHz                          | Available            | Not supported |
|       | R5F564MJHDLK  | PTLG0145KA-A | 3 Mbytes                         | 512 Kbytes      | 64 Kbytes                        | 120 MHz                          | Available            | Available     |
|       | R5F564MGCDLK  | PTLG0145KA-A | 2.5 Mbytes                       | 512 Kbytes      | 64 Kbytes                        | 120 MHz                          | Not supported        | Not supported |
|       | R5F564MGDDLK  | PTLG0145KA-A | 2.5 Mbytes                       | 512 Kbytes      | 64 Kbytes                        | 120 MHz                          | Not supported        | Available     |
|       | R5F564MGGLDK  | PTLG0145KA-A | 2.5 Mbytes                       | 512 Kbytes      | 64 Kbytes                        | 120 MHz                          | Available            | Not supported |
|       | R5F564MGHDLK  | PTLG0145KA-A | 2.5 Mbytes                       | 512 Kbytes      | 64 Kbytes                        | 120 MHz                          | Available            | Available     |

**Table 1.4 Pin Functions (6/8)**

| Classifications                  | Pin Name                                               | I/O    | Description                                                                                   |
|----------------------------------|--------------------------------------------------------|--------|-----------------------------------------------------------------------------------------------|
| USB 2.0 host/function module     | VCC_USB, VCC_USBA                                      | Input  | Power supply pins                                                                             |
|                                  | VSS_USB, VSS1_USBA, VSS2_USBA                          | Input  | Ground pins                                                                                   |
|                                  | AVCC_USBA                                              | Input  | USBA analog power supply pin                                                                  |
|                                  | AVSS_USBA                                              | Input  | USBA analog ground pin. Short this pin with the PVSS_USBA pin.                                |
|                                  | PVSS_USBA                                              | Input  | USBA PLL circuit ground pin. Short this pin with the AVSS_USBA pin.                           |
|                                  | USBA_RREF                                              | I/O    | USBA reference current supply pin. Connect 2.2 k $\Omega$ ( $\pm 1\%$ ) to the AVSS_USBA pin. |
|                                  | USB0_DP, USBA_DP                                       | I/O    | Input or output USB transceiver D+ data.                                                      |
|                                  | USB0_DM, USBA_DM                                       | I/O    | Input or output USB transceiver D- data.                                                      |
|                                  | USB0_EXICEN, USBA_EXICEN                               | Output | Connect to the OTG power IC.                                                                  |
|                                  | USB0_ID, USBA_ID                                       | Input  | Connect to the OTG power IC.                                                                  |
|                                  | USB0_VBUSEN, USBA_VBUSEN                               | Output | USB VBUS power enable pins                                                                    |
|                                  | USB0_OVRCURA, USB0_OVRCURB, USBA_OVRCURA, USBA_OVRCURB | Input  | USB overcurrent pins                                                                          |
|                                  | USB0_VBUS, USBA_VBUS                                   | Input  | USB cable connection/disconnection detection input pins                                       |
| CAN module                       | CRX0, CRX1-DS, CRX2                                    | Input  | Input pins                                                                                    |
|                                  | CTX0 to CTX2                                           | Output | Output pins                                                                                   |
| Serial peripheral interface      | RSPCKA-A/RSPCKA-B                                      | I/O    | Clock input/output pin                                                                        |
|                                  | MOSIA-A/MOSIA-B                                        | I/O    | Inputs or outputs data output from the master                                                 |
|                                  | MISOA-A/MISOA-B                                        | I/O    | Inputs or outputs data output from the slave                                                  |
|                                  | SSLA0-A/SSLA0-B                                        | I/O    | Input or output pin for slave selection                                                       |
|                                  | SSLA1-A/SSLA1-B to SSLA3-A/SSLA3-B                     | Output | Output pin for slave selection                                                                |
| Quad serial peripheral interface | QSPCLK-A/-B                                            | Output | QSPI clock output pin                                                                         |
|                                  | QSSL-A/-B                                              | Output | QSPI slave output pin                                                                         |
|                                  | QMO-A/-B, QIO0-A/-B                                    | I/O    | Master transmit data/data 0                                                                   |
|                                  | QMI-A/-B, QIO1-A/-B                                    | I/O    | Master input data/data 1                                                                      |
|                                  | QIO2-A/-B, QIO3-A/-B                                   | I/O    | Data 2, data 3                                                                                |
| Serial sound interface           | SSISCK0, SSISCK1                                       | I/O    | SSI serial bit clock pins                                                                     |
|                                  | SSIWS0, SSIWS1                                         | I/O    | Word select pins                                                                              |
|                                  | SSITXD0, SSITXD1                                       | Output | Serial data output pins                                                                       |
|                                  | SSIRXD0, SSIRXD1                                       | Input  | Serial data input pins                                                                        |
|                                  | SSIDATA0, SSIDATA1                                     | I/O    | Serial data input/output pins                                                                 |
|                                  | AUDIO_MCLK                                             | Input  | Master clock pin for audio                                                                    |

## 1.5 Pin Assignments

Figure 1.3 to Figure 1.9 show the pin assignments. Table 1.5 to Table 1.10 show the lists of pins and pin functions.

|    | A      | B   | C      | D   | E                                                                          | F     | G     | H    | J     | K   | L   | M          | N          | P          | R          |          |     |     |     |     |     |     |   |
|----|--------|-----|--------|-----|----------------------------------------------------------------------------|-------|-------|------|-------|-----|-----|------------|------------|------------|------------|----------|-----|-----|-----|-----|-----|-----|---|
| 15 | PE2    | PE3 | P70    | P65 | P67                                                                        | VSS   | VCC   | PG7  | PA6   | PB0 | P72 | PB4        | VSS        | VCC        | PC1        | 15       |     |     |     |     |     |     |   |
| 14 | PE1    | PE0 | VSS    | PE7 | PG3                                                                        | PA0   | PA1   | PA2  | PA7   | VCC | PB1 | PB5        | P73        | P75        | P74        | 14       |     |     |     |     |     |     |   |
| 13 | P63    | P64 | PE4    | VCC | PG2                                                                        | PG4   | PG6   | PA3  | VSS   | P71 | PB3 | PB7        | PC0        | PC2        | P76        | 13       |     |     |     |     |     |     |   |
| 12 | P60    | VSS | P62    | PE5 | PE6                                                                        | P66   | PG5   | PA4  | PA5   | PB2 | PB6 | P77        | PC3        | PC4        | P80        | 12       |     |     |     |     |     |     |   |
| 11 | PD6    | PG1 | VCC    | P61 | RX64M Group<br>PTLG0177KA-A<br>(177-Pin TFLGA)<br>(Upper Perspective View) |       |       |      |       |     |     | P81        | P82        | PC6        | VCC        | 11       |     |     |     |     |     |     |   |
| 10 | P97    | PD4 | PG0    | PD7 |                                                                            |       |       |      |       |     |     | PC5        | PC7        | P83        | VSS        | 10       |     |     |     |     |     |     |   |
| 9  | VCC    | P96 | PD3    | PD5 |                                                                            |       |       |      |       |     |     | P50        | P51        | P52        | P53        | 9        |     |     |     |     |     |     |   |
| 8  | P94    | PD1 | PD2    | VSS |                                                                            |       |       |      |       |     |     | VCC_ USBA  | VSS1_ USBA | P10        | P11        | 8        |     |     |     |     |     |     |   |
| 7  | VSS    | P92 | PD0    | P95 |                                                                            |       |       |      |       |     |     | USBA_ RREF | VSS2_ USBA | USBA_ DM   | USBA_ DP   | 7        |     |     |     |     |     |     |   |
| 6  | VCC    | P91 | P90    | P93 |                                                                            |       |       |      |       |     |     | AVCC_ USBA | VSS_ USB   | AVSS_ USBA | PVSS_ USBA | 6        |     |     |     |     |     |     |   |
| 5  | P46    | P47 | P45    | P44 | NC                                                                         |       |       |      |       |     |     |            | VCC_ USB   | P12        | USB0_ DP   | USB0_ DM | 5   |     |     |     |     |     |   |
| 4  | P42    | P41 | P43    | P00 | VSS                                                                        |       |       |      |       |     |     |            | BSCANP     | PF4        | P35        | PF3      | PF1 | P25 | P86 | P15 | P14 | P13 | 4 |
| 3  | VREFL0 | P40 | VREFH0 | P03 | PF5                                                                        |       |       |      |       |     |     |            | PJ3        | MD/ FINED  | RES#       | P34      | PF2 | PF0 | P24 | P22 | P87 | P16 | 3 |
| 2  | AVCC0  | P07 | AVCC1  | P02 | EMLE                                                                       | VCL   | XCOUT | VSS  | VCC   | P32 | P30 | P26        | P23        | P17        | P20        | 2        |     |     |     |     |     |     |   |
| 1  | AVSS0  | P05 | AVSS1  | P01 | PJ5                                                                        | VBATT | XCIN  | XTAL | EXTAL | P33 | P31 | P27        | VCC        | VSS        | P21        | 1        |     |     |     |     |     |     |   |
|    | A      | B   | C      | D   | E                                                                          | F     | G     | H    | J     | K   | L   | M          | N          | P          | R          |          |     |     |     |     |     |     |   |

Note: This figure indicates the power supply pins and I/O port pins. For the pin configuration, see Table 1.5, List of Pin and Pin Functions (177-Pin TFLGA, 176-Pin LFBGA).

**Figure 1.3 Pin Assignment (177-Pin TFLGA)**

| RX64M Group                  |        |       |        |           |      |       |     |     |          |          |    |
|------------------------------|--------|-------|--------|-----------|------|-------|-----|-----|----------|----------|----|
| PTLG0100JA-A (100-Pin TFLGA) |        |       |        |           |      |       |     |     |          |          |    |
| (Upper Perspective View)     |        |       |        |           |      |       |     |     |          |          |    |
|                              | A      | B     | C      | D         | E    | F     | G   | H   | J        | K        |    |
| 10                           | PE2    | PE3   | PE4    | PA0       | PA3  | VSS   | VCC | PB7 | PC1      | PC2      | 10 |
| 9                            | PE1    | PD7   | PE5    | PA1       | PA5  | PA7   | PB1 | PB6 | PC0      | PC3      | 9  |
| 8                            | PE0    | PD6   | PD5    | PE7       | PA4  | PB0   | PB4 | PC6 | PC4      | PC5      | 8  |
| 7                            | PD4    | PD3   | PD2    | PE6       | PA6  | PB2   | PB5 | PC7 | P50      | P51      | 7  |
| 6                            | PD0    | PD1   | P47    | P46       | PA2  | PB3   | P52 | P54 | VCC_ USB | USB0_ DP | 6  |
| 5                            | P43    | P44   | P42    | P45       | P41  | P12   | P53 | P55 | VSS_ USB | USB0_ DM | 5  |
| 4                            | VREFL0 | P40   | VREFH0 | VBATT     | P34  | P32   | P27 | P15 | P13      | P14      | 4  |
| 3                            | P07    | AVCC0 | PJ3    | MD/ FINED | RES# | P35   | P30 | P16 | P17      | P20      | 3  |
| 2                            | AVCC1  | AVSS0 | AVSS1  | XCOUT     | VSS  | VCC   | P31 | P25 | P21      | P22      | 2  |
| 1                            | P05    | EMLE  | VCL    | XCIN      | XTAL | EXTAL | P33 | P26 | P24      | P23      | 1  |
|                              | A      | B     | C      | D         | E    | F     | G   | H   | J        | K        |    |

Note: This figure indicates the power supply pins and I/O port pins. For the pin configuration, see Table 1.9, List of Pin and Pin Functions (100-Pin TFLGA).

Figure 1.8 Pin Assignment (100-Pin TFLGA)

## 2.1 General-Purpose Registers (R0 to R15)

This CPU has sixteen 32-bit general-purpose registers (R0 to R15). R0 to R15 can be used as data registers or address registers.

R0, a general-purpose register, also functions as the stack pointer (SP).

The stack pointer is switched to operate as the interrupt stack pointer (ISP) or user stack pointer (USP) by the value of the stack pointer select bit (U) in the processor status word (PSW).

## 2.2 Control Registers

### (1) Interrupt Stack Pointer (ISP) / User Stack Pointer (USP)

The stack pointer (SP) can be either of two types, the interrupt stack pointer (ISP) or the user stack pointer (USP).

Whether the stack pointer operates as the ISP or USP depends on the value of the stack pointer select bit (U) in the processor status word (PSW).

### (2) Exception Table Register (EXTB)

The exception table register (EXTB) specifies the address where the exception vector table starts.

### (3) Interrupt Table Register (INTB)

The interrupt table register (INTB) specifies the address where the interrupt vector table starts.

### (4) Program Counter (PC)

The program counter (PC) indicates the address of the instruction being executed.

### (5) Processor Status Word (PSW)

The processor status word (PSW) indicates the results of instruction execution or the state of the CPU.

### (6) Backup PC (BPC)

The backup PC (BPC) is provided to speed up response to interrupts.

After a fast interrupt has been generated, the contents of the program counter (PC) are saved in the BPC register.

### (7) Backup PSW (BPSW)

The backup PSW (BPSW) is provided to speed up response to interrupts.

After a fast interrupt has been generated, the contents of the processor status word (PSW) are saved in the BPSW. The allocation of bits in the BPSW corresponds to that in the PSW.

### (8) Fast Interrupt Vector Register (FINTV)

The fast interrupt vector register (FINTV) is provided to speed up response to interrupts.

The FINTV register specifies a branch destination address when a fast interrupt has been generated.

### (9) Floating-Point Status Word (FPSW)

The floating-point status word (FPSW) indicates the results of floating-point operations.

When an exception handling enable bit (Ej) enables the exception handling (Ej = 1), the exception cause can be identified by checking the corresponding Cj flag in the exception handling routine. If the exception handling is masked (Ej = 0), the occurrence of exception can be checked by reading the Fj flag at the end of a series of processing. Once the Fj flag has been set to 1, this value is retained until it is cleared to 0 by software (j = X, U, Z, O, or V).

**Table 4.1 List of I/O Registers (Address Order) (10 / 67)**

| Address    | Module Symbol | Register Name                                                | Register Symbol | Number of Bits | Access Size | Number of Access Cycles |             | Related Function |
|------------|---------------|--------------------------------------------------------------|-----------------|----------------|-------------|-------------------------|-------------|------------------|
|            |               |                                                              |                 |                |             | ICLK $\geq$ PCLK        | ICLK < PCLK |                  |
| 0008 779Ch | ICU           | Software Configurable Interrupt B Source Select Register 156 | SLIBR156        | 8              | 8           | 2 ICLK to 1 PCLKB       | 2 ICLK      | ICUA             |
| 0008 779Dh | ICU           | Software Configurable Interrupt B Source Select Register 157 | SLIBR157        | 8              | 8           | 2 ICLK to 1 PCLKB       | 2 ICLK      | ICUA             |
| 0008 779Eh | ICU           | Software Configurable Interrupt B Source Select Register 158 | SLIBR158        | 8              | 8           | 2 ICLK to 1 PCLKB       | 2 ICLK      | ICUA             |
| 0008 779Fh | ICU           | Software Configurable Interrupt B Source Select Register 159 | SLIBR159        | 8              | 8           | 2 ICLK to 1 PCLKB       | 2 ICLK      | ICUA             |
| 0008 77A0h | ICU           | Software Configurable Interrupt B Source Select Register 160 | SLIBR160        | 8              | 8           | 2 ICLK to 1 PCLKB       | 2 ICLK      | ICUA             |
| 0008 77A1h | ICU           | Software Configurable Interrupt B Source Select Register 161 | SLIBR161        | 8              | 8           | 2 ICLK to 1 PCLKB       | 2 ICLK      | ICUA             |
| 0008 77A2h | ICU           | Software Configurable Interrupt B Source Select Register 162 | SLIBR162        | 8              | 8           | 2 ICLK to 1 PCLKB       | 2 ICLK      | ICUA             |
| 0008 77A3h | ICU           | Software Configurable Interrupt B Source Select Register 163 | SLIBR163        | 8              | 8           | 2 ICLK to 1 PCLKB       | 2 ICLK      | ICUA             |
| 0008 77A4h | ICU           | Software Configurable Interrupt B Source Select Register 164 | SLIBR164        | 8              | 8           | 2 ICLK to 1 PCLKB       | 2 ICLK      | ICUA             |
| 0008 77A5h | ICU           | Software Configurable Interrupt B Source Select Register 165 | SLIBR165        | 8              | 8           | 2 ICLK to 1 PCLKB       | 2 ICLK      | ICUA             |
| 0008 77A6h | ICU           | Software Configurable Interrupt B Source Select Register 166 | SLIBR166        | 8              | 8           | 2 ICLK to 1 PCLKB       | 2 ICLK      | ICUA             |
| 0008 77A7h | ICU           | Software Configurable Interrupt B Source Select Register 167 | SLIBR167        | 8              | 8           | 2 ICLK to 1 PCLKB       | 2 ICLK      | ICUA             |
| 0008 77A8h | ICU           | Software Configurable Interrupt B Source Select Register 168 | SLIBR168        | 8              | 8           | 2 ICLK to 1 PCLKB       | 2 ICLK      | ICUA             |
| 0008 77A9h | ICU           | Software Configurable Interrupt B Source Select Register 169 | SLIBR169        | 8              | 8           | 2 ICLK to 1 PCLKB       | 2 ICLK      | ICUA             |
| 0008 77AAh | ICU           | Software Configurable Interrupt B Source Select Register 170 | SLIBR170        | 8              | 8           | 2 ICLK to 1 PCLKB       | 2 ICLK      | ICUA             |
| 0008 77ABh | ICU           | Software Configurable Interrupt B Source Select Register 171 | SLIBR171        | 8              | 8           | 2 ICLK to 1 PCLKB       | 2 ICLK      | ICUA             |
| 0008 77ACh | ICU           | Software Configurable Interrupt B Source Select Register 172 | SLIBR172        | 8              | 8           | 2 ICLK to 1 PCLKB       | 2 ICLK      | ICUA             |
| 0008 77ADh | ICU           | Software Configurable Interrupt B Source Select Register 173 | SLIBR173        | 8              | 8           | 2 ICLK to 1 PCLKB       | 2 ICLK      | ICUA             |
| 0008 77AEh | ICU           | Software Configurable Interrupt B Source Select Register 174 | SLIBR174        | 8              | 8           | 2 ICLK to 1 PCLKB       | 2 ICLK      | ICUA             |
| 0008 77AFh | ICU           | Software Configurable Interrupt B Source Select Register 175 | SLIBR175        | 8              | 8           | 2 ICLK to 1 PCLKB       | 2 ICLK      | ICUA             |
| 0008 77B0h | ICU           | Software Configurable Interrupt B Source Select Register 176 | SLIBR176        | 8              | 8           | 2 ICLK to 1 PCLKB       | 2 ICLK      | ICUA             |
| 0008 77B1h | ICU           | Software Configurable Interrupt B Source Select Register 177 | SLIBR177        | 8              | 8           | 2 ICLK to 1 PCLKB       | 2 ICLK      | ICUA             |
| 0008 77B2h | ICU           | Software Configurable Interrupt B Source Select Register 178 | SLIBR178        | 8              | 8           | 2 ICLK to 1 PCLKB       | 2 ICLK      | ICUA             |
| 0008 77B3h | ICU           | Software Configurable Interrupt B Source Select Register 179 | SLIBR179        | 8              | 8           | 2 ICLK to 1 PCLKB       | 2 ICLK      | ICUA             |
| 0008 77B4h | ICU           | Software Configurable Interrupt B Source Select Register 180 | SLIBR180        | 8              | 8           | 2 ICLK to 1 PCLKB       | 2 ICLK      | ICUA             |
| 0008 77B5h | ICU           | Software Configurable Interrupt B Source Select Register 181 | SLIBR181        | 8              | 8           | 2 ICLK to 1 PCLKB       | 2 ICLK      | ICUA             |
| 0008 77B6h | ICU           | Software Configurable Interrupt B Source Select Register 182 | SLIBR182        | 8              | 8           | 2 ICLK to 1 PCLKB       | 2 ICLK      | ICUA             |
| 0008 77B7h | ICU           | Software Configurable Interrupt B Source Select Register 183 | SLIBR183        | 8              | 8           | 2 ICLK to 1 PCLKB       | 2 ICLK      | ICUA             |
| 0008 77B8h | ICU           | Software Configurable Interrupt B Source Select Register 184 | SLIBR184        | 8              | 8           | 2 ICLK to 1 PCLKB       | 2 ICLK      | ICUA             |
| 0008 77B9h | ICU           | Software Configurable Interrupt B Source Select Register 185 | SLIBR185        | 8              | 8           | 2 ICLK to 1 PCLKB       | 2 ICLK      | ICUA             |
| 0008 77BAh | ICU           | Software Configurable Interrupt B Source Select Register 186 | SLIBR186        | 8              | 8           | 2 ICLK to 1 PCLKB       | 2 ICLK      | ICUA             |

**Table 4.1 List of I/O Registers (Address Order) (25 / 67)**

| Address    | Module Symbol | Register Name                    | Register Symbol | Number of Bits | Access Size | Number of Access Cycles |             | Related Function |
|------------|---------------|----------------------------------|-----------------|----------------|-------------|-------------------------|-------------|------------------|
|            |               |                                  |                 |                |             | ICLK ≥ PCLK             | ICLK < PCLK |                  |
| 0008 A091h | SCI4          | Receive Data Register L          | RDRL            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIg, SC1h       |
| 0008 A090h | SCI4          | Receive Data Register HL         | RDRHL           | 16             | 16          | 4, 5 PCLKB              | 2 ICLK      | SCIg, SC1h       |
| 0008 A092h | SCI4          | Modulation Duty Register         | MDDR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIg, SC1h       |
| 0008 A0A0h | SCI5          | Serial Mode Register             | SMR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIg, SC1h       |
| 0008 A0A1h | SCI5          | Bit Rate Register                | BRR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIg, SC1h       |
| 0008 A0A2h | SCI5          | Serial Control Register          | SCR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIg, SC1h       |
| 0008 A0A3h | SCI5          | Transmit Data Register           | TDR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIg, SC1h       |
| 0008 A0A4h | SCI5          | Serial Status Register           | SSR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIg, SC1h       |
| 0008 A0A5h | SCI5          | Receive Data Register            | RDR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIg, SC1h       |
| 0008 A0A6h | SMCI5         | Smart Card Mode Register         | SCMR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIg, SC1h       |
| 0008 A0A7h | SCI5          | Serial Extended Mode Register    | SEMR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIg, SC1h       |
| 0008 A0A8h | SCI5          | Noise Filter Setting Register    | SNFR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIg, SC1h       |
| 0008 A0A9h | SCI5          | I <sup>2</sup> C Mode Register 1 | SIMR1           | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIg, SC1h       |
| 0008 A0AAh | SCI5          | I <sup>2</sup> C Mode Register 2 | SIMR2           | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIg, SC1h       |
| 0008 A0ABh | SCI5          | I <sup>2</sup> C Mode Register 3 | SIMR3           | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIg, SC1h       |
| 0008 A0ACh | SCI5          | I <sup>2</sup> C Status Register | SISR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIg, SC1h       |
| 0008 A0ADh | SCI5          | SPI Mode Register                | SPMR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIg, SC1h       |
| 0008 A0AEh | SCI5          | Transmit Data Register H         | TDRH            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIg, SC1h       |
| 0008 A0AFh | SCI5          | Transmit Data Register L         | TDRL            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIg, SC1h       |
| 0008 A0AEh | SCI5          | Transmit Data Register HL        | TDRHL           | 16             | 16          | 4, 5 PCLKB              | 2 ICLK      | SCIg, SC1h       |
| 0008 A0B0h | SCI5          | Receive Data Register H          | RDRH            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIg, SC1h       |
| 0008 A0B1h | SCI5          | Receive Data Register L          | RDRL            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIg, SC1h       |
| 0008 A0B0h | SCI5          | Receive Data Register HL         | RDRHL           | 16             | 16          | 4, 5 PCLKB              | 2 ICLK      | SCIg, SC1h       |
| 0008 A0B2h | SCI5          | Modulation Duty Register         | MDDR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIg, SC1h       |
| 0008 A0C0h | SCI6          | Serial Mode Register             | SMR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIg, SC1h       |
| 0008 A0C1h | SCI6          | Bit Rate Register                | BRR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIg, SC1h       |
| 0008 A0C2h | SCI6          | Serial Control Register          | SCR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIg, SC1h       |
| 0008 A0C3h | SCI6          | Transmit Data Register           | TDR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIg, SC1h       |
| 0008 A0C4h | SCI6          | Serial Status Register           | SSR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIg, SC1h       |
| 0008 A0C5h | SCI6          | Receive Data Register            | RDR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIg, SC1h       |
| 0008 A0C6h | SMCI6         | Smart Card Mode Register         | SCMR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIg, SC1h       |

**Table 4.1 List of I/O Registers (Address Order) (29 / 67)**

| Address    | Module Symbol | Register Name                           | Register Symbol | Number of Bits | Access Size | Number of Access Cycles |             | Related Function |
|------------|---------------|-----------------------------------------|-----------------|----------------|-------------|-------------------------|-------------|------------------|
|            |               |                                         |                 |                |             | ICLK ≥ PCLK             | ICLK < PCLK |                  |
| 0008 B13Ah | ELC           | Event Link Setting Register 42          | ELSR42          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | ELC              |
| 0008 B13Bh | ELC           | Event Link Setting Register 43          | ELSR43          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | ELC              |
| 0008 B13Ch | ELC           | Event Link Setting Register 44          | ELSR44          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | ELC              |
| 0008 B13Dh | ELC           | Event Link Setting Register 45          | ELSR45          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | ELC              |
| 0008 B13Fh | ELC           | Event Link Option Setting Register F    | ELOPF           | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | ELC              |
| 0008 B141h | ELC           | Event Link Option Setting Register H    | ELOPH           | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | ELC              |
| 0008 B142h | ELC           | Event Link Option Setting Register I    | ELOPI           | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | ELC              |
| 0008 B143h | ELC           | Event Link Option Setting Register J    | ELOPJ           | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | ELC              |
| 0008 B300h | SCI12         | Serial Mode Register                    | SMR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B301h | SCI12         | Bit Rate Register                       | BRR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B302h | SCI12         | Serial Control Register                 | SCR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B303h | SCI12         | Transmit Data Register                  | TDR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B304h | SCI12         | Serial Status Register                  | SSR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B305h | SCI12         | Receive Data Register                   | RDR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B306h | SMCI12        | Smart Card Mode Register                | SCMR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B307h | SCI12         | Serial Extended Mode Register           | SEMR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B308h | SCI12         | Noise Filter Setting Register           | SNFR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B309h | SCI12         | I <sup>2</sup> C Mode Register 1        | SIMR1           | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B30Ah | SCI12         | I <sup>2</sup> C Mode Register 2        | SIMR2           | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B30Bh | SCI12         | I <sup>2</sup> C Mode Register 3        | SIMR3           | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B30Ch | SCI12         | I <sup>2</sup> C Status Register        | SISR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B30Dh | SCI12         | SPI Mode Register                       | SPMR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B30Eh | SCI12         | Transmit Data Register H                | TDRH            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B30Fh | SCI12         | Transmit Data Register L                | TDRL            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B30Eh | SCI12         | Transmit Data Register HL               | TDRHL           | 16             | 16          | 4, 5 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B310h | SCI12         | Receive Data Register H                 | RDRH            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B311h | SCI12         | Receive Data Register L                 | RDRL            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B310h | SCI12         | Receive Data Register HL                | RDRHL           | 16             | 16          | 4, 5 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B312h | SCI12         | Modulation Duty Register                | MDDR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B320h | SCI12         | Extended Serial Module Enable Register  | ESMER           | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B321h | SCI12         | Control Register 0                      | CR0             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B322h | SCI12         | Control Register 1                      | CR1             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B323h | SCI12         | Control Register 2                      | CR2             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B324h | SCI12         | Control Register 3                      | CR3             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B325h | SCI12         | Port Control Register                   | PCR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B326h | SCI12         | Interrupt Control Register              | ICR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B327h | SCI12         | Status Register                         | STR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B328h | SCI12         | Status Clear Register                   | STCR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B329h | SCI12         | Control Field 0 Data Register           | CF0DR           | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B32Ah | SCI12         | Control Field 0 Compare Enable Register | CF0CR           | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B32Bh | SCI12         | Control Field 0 Receive Data Register   | CF0RR           | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B32Ch | SCI12         | Primary Control Field 1 Data Register   | PCF1DR          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B32Dh | SCI12         | Secondary Control Field 1 Data Register | SCF1DR          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B32Eh | SCI12         | Control Field 1 Compare Enable Register | CF1CR           | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B32Fh | SCI12         | Control Field 1 Receive Data Register   | CF1RR           | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B330h | SCI12         | Timer Control Register                  | TCR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B331h | SCI12         | Timer Mode Register                     | TMR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B332h | SCI12         | Timer Prescaler Register                | TPRE            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |
| 0008 B333h | SCI12         | Timer Count Register                    | TCNT            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | SCIh             |

**Table 4.1 List of I/O Registers (Address Order) (35 / 67)**

| Address    | Module Symbol | Register Name                     | Register Symbol | Number of Bits | Access Size | Number of Access Cycles |             | Related Function |
|------------|---------------|-----------------------------------|-----------------|----------------|-------------|-------------------------|-------------|------------------|
|            |               |                                   |                 |                |             | ICLK ≥ PCLK             | ICLK < PCLK |                  |
| 0008 C158h | MPC           | P30 Pin Function Control Register | P30PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | MPC              |
| 0008 C159h | MPC           | P31 Pin Function Control Register | P31PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | MPC              |
| 0008 C15Ah | MPC           | P32 Pin Function Control Register | P32PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | MPC              |
| 0008 C15Bh | MPC           | P33 Pin Function Control Register | P33PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | MPC              |
| 0008 C15Ch | MPC           | P34 Pin Function Control Register | P34PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | MPC              |
| 0008 C160h | MPC           | P40 Pin Function Control Register | P40PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | MPC              |
| 0008 C161h | MPC           | P41 Pin Function Control Register | P41PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | MPC              |
| 0008 C162h | MPC           | P42 Pin Function Control Register | P42PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | MPC              |
| 0008 C163h | MPC           | P43 Pin Function Control Register | P43PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | MPC              |
| 0008 C164h | MPC           | P44 Pin Function Control Register | P44PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | MPC              |
| 0008 C165h | MPC           | P45 Pin Function Control Register | P45PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | MPC              |
| 0008 C166h | MPC           | P46 Pin Function Control Register | P46PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | MPC              |
| 0008 C167h | MPC           | P47 Pin Function Control Register | P47PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | MPC              |
| 0008 C168h | MPC           | P50 Pin Function Control Register | P50PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | MPC              |
| 0008 C169h | MPC           | P51 Pin Function Control Register | P51PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | MPC              |
| 0008 C16Ah | MPC           | P52 Pin Function Control Register | P52PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | MPC              |
| 0008 C16Ch | MPC           | P54 Pin Function Control Register | P54PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | MPC              |
| 0008 C16Dh | MPC           | P55 Pin Function Control Register | P55PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | MPC              |
| 0008 C16Eh | MPC           | P56 Pin Function Control Register | P56PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | MPC              |
| 0008 C170h | MPC           | P60 Pin Function Control Register | P60PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | MPC              |
| 0008 C176h | MPC           | P66 Pin Function Control Register | P66PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | MPC              |
| 0008 C177h | MPC           | P67 Pin Function Control Register | P67PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | MPC              |
| 0008 C179h | MPC           | P71 Pin Function Control Register | P71PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | MPC              |
| 0008 C17Ah | MPC           | P72 Pin Function Control Register | P72PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | MPC              |
| 0008 C17Bh | MPC           | P73 Pin Function Control Register | P73PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | MPC              |
| 0008 C17Ch | MPC           | P74 Pin Function Control Register | P74PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | MPC              |
| 0008 C17Dh | MPC           | P75 Pin Function Control Register | P75PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | MPC              |
| 0008 C17Eh | MPC           | P76 Pin Function Control Register | P76PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | MPC              |
| 0008 C17Fh | MPC           | P77 Pin Function Control Register | P77PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | MPC              |
| 0008 C180h | MPC           | P80 Pin Function Control Register | P80PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | MPC              |
| 0008 C181h | MPC           | P81 Pin Function Control Register | P81PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | MPC              |
| 0008 C182h | MPC           | P82 Pin Function Control Register | P82PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | MPC              |
| 0008 C183h | MPC           | P83 Pin Function Control Register | P83PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | MPC              |
| 0008 C186h | MPC           | P86 Pin Function Control Register | P86PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | MPC              |
| 0008 C187h | MPC           | P87 Pin Function Control Register | P87PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | MPC              |
| 0008 C188h | MPC           | P90 Pin Function Control Register | P90PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | MPC              |
| 0008 C189h | MPC           | P91 Pin Function Control Register | P91PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | MPC              |
| 0008 C18Ah | MPC           | P92 Pin Function Control Register | P92PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | MPC              |
| 0008 C18Bh | MPC           | P93 Pin Function Control Register | P93PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | MPC              |
| 0008 C18Ch | MPC           | P94 Pin Function Control Register | P94PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | MPC              |
| 0008 C18Dh | MPC           | P95 Pin Function Control Register | P95PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | MPC              |
| 0008 C18Eh | MPC           | P96 Pin Function Control Register | P96PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | MPC              |
| 0008 C18Fh | MPC           | P97 Pin Function Control Register | P97PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | MPC              |
| 0008 C190h | MPC           | PA0 Pin Function Control Register | PA0PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | MPC              |
| 0008 C191h | MPC           | PA1 Pin Function Control Register | PA1PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | MPC              |
| 0008 C192h | MPC           | PA2 Pin Function Control Register | PA2PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | MPC              |
| 0008 C193h | MPC           | PA3 Pin Function Control Register | PA3PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | MPC              |
| 0008 C194h | MPC           | PA4 Pin Function Control Register | PA4PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | MPC              |
| 0008 C195h | MPC           | PA5 Pin Function Control Register | PA5PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | MPC              |
| 0008 C196h | MPC           | PA6 Pin Function Control Register | PA6PFS          | 8              | 8           | 2, 3 PCLKB              | 2 ICLK      | MPC              |

**Table 4.1 List of I/O Registers (Address Order) (57 / 67)**

| Address    | Module Symbol | Register Name                                               | Register Symbol | Number of Bits | Access Size | Number of Access Cycles |               | Related Function |
|------------|---------------|-------------------------------------------------------------|-----------------|----------------|-------------|-------------------------|---------------|------------------|
|            |               |                                                             |                 |                |             | ICLK ≥ PCLK             | ICLK < PCLK   |                  |
| 000C 4810h | EPTPC 0       | SYNFP MAC Address Register                                  | SYMACRU         | 32             | 32          | 9 to 211 PCLKA          | 2 to 106 ICLK | EPTPC            |
| 000C 4814h | EPTPC 0       | SYNFP MAC Address Register                                  | SYMACRL         | 32             | 32          | 9 to 211 PCLKA          | 2 to 106 ICLK | EPTPC            |
| 000C 481Ch | EPTPC 0       | SYNFP Local IP Address Register                             | SYIPADDR        | 32             | 32          | 9 to 211 PCLKA          | 2 to 106 ICLK | EPTPC            |
| 000C 4840h | EPTPC 0       | SYNFP Specification Version Setting Register                | SYSPVRR         | 32             | 32          | 9 to 211 PCLKA          | 2 to 106 ICLK | EPTPC            |
| 000C 4844h | EPTPC 0       | SYNFP Domain Number Setting Register                        | SYDOMR          | 32             | 32          | 9 to 211 PCLKA          | 2 to 106 ICLK | EPTPC            |
| 000C 4850h | EPTPC 0       | Announce Message Flag Field Setting Register                | ANFR            | 32             | 32          | 9 to 211 PCLKA          | 2 to 106 ICLK | EPTPC            |
| 000C 4854h | EPTPC 0       | Sync Message Flag Field Setting Register                    | SYNFR           | 32             | 32          | 9 to 211 PCLKA          | 2 to 106 ICLK | EPTPC            |
| 000C 4858h | EPTPC 0       | Delay_Req Message Flag Field Setting Register               | DYRQFR          | 32             | 32          | 9 to 211 PCLKA          | 2 to 106 ICLK | EPTPC            |
| 000C 485Ch | EPTPC 0       | Delay_Resp Message Flag Field Setting Register              | DYRPFR          | 32             | 32          | 9 to 211 PCLKA          | 2 to 106 ICLK | EPTPC            |
| 000C 4860h | EPTPC 0       | SYNFP Local Clock ID Registers                              | SYCIDRU         | 32             | 32          | 9 to 211 PCLKA          | 2 to 106 ICLK | EPTPC            |
| 000C 4864h | EPTPC 0       | SYNFP Local Clock ID Registers                              | SYCIDRL         | 32             | 32          | 9 to 211 PCLKA          | 2 to 106 ICLK | EPTPC            |
| 000C 4868h | EPTPC 0       | SYNFP Local Port Number Register                            | SYPNUMR         | 32             | 32          | 9 to 211 PCLKA          | 2 to 106 ICLK | EPTPC            |
| 000C 4880h | EPTPC 0       | SYNFP Register Value Load Directive Register                | SYRVLDR         | 32             | 32          | 9 to 211 PCLKA          | 2 to 106 ICLK | EPTPC            |
| 000C 4890h | EPTPC 0       | SYNFP Reception Filter Register 1                           | SYRFL1R         | 32             | 32          | 9 to 211 PCLKA          | 2 to 106 ICLK | EPTPC            |
| 000C 4894h | EPTPC 0       | SYNFP Reception Filter Register 2                           | SYRFL2R         | 32             | 32          | 9 to 211 PCLKA          | 2 to 106 ICLK | EPTPC            |
| 000C 4898h | EPTPC 0       | SYNFP Transmission Enable Register                          | SYTRENR         | 32             | 32          | 9 to 211 PCLKA          | 2 to 106 ICLK | EPTPC            |
| 000C 48A0h | EPTPC 0       | Master Clock ID Register                                    | MTCIDU          | 32             | 32          | 9 to 211 PCLKA          | 2 to 106 ICLK | EPTPC            |
| 000C 48A4h | EPTPC 0       | Master Clock ID Register                                    | MTCIDL          | 32             | 32          | 9 to 211 PCLKA          | 2 to 106 ICLK | EPTPC            |
| 000C 48A8h | EPTPC 0       | Master Clock Port Number Register                           | MTPID           | 32             | 32          | 9 to 211 PCLKA          | 2 to 106 ICLK | EPTPC            |
| 000C 48C0h | EPTPC 0       | SYNFP Transmission Interval Setting Register                | SYTLIR          | 32             | 32          | 9 to 211 PCLKA          | 2 to 106 ICLK | EPTPC            |
| 000C 48C4h | EPTPC 0       | SYNFP Received logMessageInterval Value Indication Register | SYRLIR          | 32             | 32          | 9 to 211 PCLKA          | 2 to 106 ICLK | EPTPC            |
| 000C 48C8h | EPTPC 0       | offsetFromMaster Value Register                             | OFMRU           | 32             | 32          | 9 to 211 PCLKA          | 2 to 106 ICLK | EPTPC            |
| 000C 48CCh | EPTPC 0       | offsetFromMaster Value Register                             | OFMRL           | 32             | 32          | 9 to 211 PCLKA          | 2 to 106 ICLK | EPTPC            |
| 000C 48D0h | EPTPC 0       | meanPathDelay Value Register                                | MPDRU           | 32             | 32          | 9 to 211 PCLKA          | 2 to 106 ICLK | EPTPC            |
| 000C 48D4h | EPTPC 0       | meanPathDelay Value Register                                | MPDRL           | 32             | 32          | 9 to 211 PCLKA          | 2 to 106 ICLK | EPTPC            |
| 000C 48E0h | EPTPC 0       | grandmasterPriority Field Setting Register                  | GMPR            | 32             | 32          | 9 to 211 PCLKA          | 2 to 106 ICLK | EPTPC            |
| 000C 48E4h | EPTPC 0       | grandmasterClockQuality Field Setting Register              | GMCQR           | 32             | 32          | 9 to 211 PCLKA          | 2 to 106 ICLK | EPTPC            |
| 000C 48E8h | EPTPC 0       | grandmasterIdentity Field Setting Registers                 | GMIDRU          | 32             | 32          | 9 to 211 PCLKA          | 2 to 106 ICLK | EPTPC            |
| 000C 48ECh | EPTPC 0       | grandmasterIdentity Field Setting Registers                 | GMIDRL          | 32             | 32          | 9 to 211 PCLKA          | 2 to 106 ICLK | EPTPC            |
| 000C 48F0h | EPTPC 0       | currentUtcOffset/timeSource Field Setting Register          | CUOTSR          | 32             | 32          | 9 to 211 PCLKA          | 2 to 106 ICLK | EPTPC            |
| 000C 48F4h | EPTPC 0       | stepsRemoved Field Setting Register                         | SRR             | 32             | 32          | 9 to 211 PCLKA          | 2 to 106 ICLK | EPTPC            |

## 5. Electrical Characteristics

### 5.1 Absolute Maximum Ratings

**Table 5.1 Absolute Maximum Rating**

Conditions: VSS = AVSS0 = AVSS1 = VREFL0 = VSS\_USB = VSS1\_USBA = VSS2\_USBA = PVSS\_USBA = AVSS\_USBA = 0 V

| Item                                                | Symbol            | Value                          | Unit |
|-----------------------------------------------------|-------------------|--------------------------------|------|
| Power supply voltage                                | VCC, VCC_USB      | −0.3 to +4.6                   | V    |
| V <sub>BATT</sub> power supply voltage              | V <sub>BATT</sub> | −0.3 to +4.6                   | V    |
| Input voltage (except for ports for 5 V tolerant*1) | V <sub>in</sub>   | −0.3 to VCC + 0.3              | V    |
| Input voltage (ports for 5 V tolerant*1)            | V <sub>in</sub>   | −0.3 to VCC + 4.6 (≤ 5.8 max.) | V    |
| Reference power supply voltage                      | VREFH0            | −0.3 to AVCC0 + 0.3            | V    |
| Analog power supply voltage                         | AVCC0, AVCC1*2    | −0.3 to +4.6                   | V    |
| USBA power supply voltage                           | VCC_USBA*2        | −0.3 to +4.6                   | V    |
| USBA analog power supply voltage                    | AVCC_USBA*2       | −0.3 to +4.6                   | V    |
| Analog input voltage                                | V <sub>AN</sub>   | −0.3 to AVCC + 0.3             | V    |
| Operating temperature                               | T <sub>opr</sub>  | −40 to +85                     | °C   |
| Operating temperature (high-temperature products)   | T <sub>opr</sub>  | −40 to +105 (Under planning)   | °C   |
| Storage temperature                                 | T <sub>stg</sub>  | −55 to +125                    | °C   |

Caution: Permanent damage to the LSI may result if absolute maximum ratings are exceeded.

Note 1. Ports 07, 11 to 17, 20, 21, 30 to 33, 67, and C0 to C3 are 5 V tolerant.

Note 2. Connect the AVCC0, AVCC1, and VCC\_USB pins to VCC, and the AVSS0, AVSS1, and VSS\_USB pins to VSS.

When the A/D converter unit 0 is not to be used, connect the VREFH0 pin to VCC and the VREFL0 pin to VSS, respectively. Do not leave these pins open.

When the USBA is not to be used, connect the VCC\_USBA and AVCC\_USBA pins to VCC and the VSS1\_USBA, VSS2\_USBA, PVSS\_USBA, and AVSS\_USBA pins to VSS, respectively. Do not leave these pins open.

**Table 5.4 DC Characteristics (3)**

Conditions:  $V_{CC} = AVCC0 = AVCC1 = VREFH0 = V_{CC\_USB} = 2.7$  to  $3.6$  V,  $2.7 \leq VREFH0 \leq AVCC0$ ,  
 $V_{CC\_USBA} = AVCC\_USBA = 3.0$  to  $3.6$  V,  
 $V_{SS} = AVSS0 = AVSS1 = VREFL0 = V_{SS\_USB} = V_{SS1\_USBA} = V_{SS2\_USBA} = PV_{SS\_USBA} = AV_{SS\_USBA} = 0$  V,  
 $T_a = T_{opr}$

| Item             |                            |                                                                                                                  | Symbol                                                                             | Min.               | Typ. | Max. | Unit | Test Conditions                      |                                                                                                                                                 |                       |
|------------------|----------------------------|------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------|--------------------|------|------|------|--------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------|
| Supply current*1 | High-speed operating mode  | Max.*2                                                                                                           |                                                                                    | I <sub>CC</sub> *3 | —    | —    | 110  | mA                                   | ICLK = 120 MHz<br>PCLKA = 120 MHz<br>PCLKB = 60 MHz<br>PCLKC = 60 MHz<br>PCLKD = 60 MHz<br>FCLK = 60 MHz<br>BCLK = 120 MHz<br>BCLK pin = 60 MHz |                       |
|                  |                            | Normal                                                                                                           | Peripheral function clock signal supplied*4                                        |                    | —    | 39   | —    |                                      |                                                                                                                                                 |                       |
|                  |                            |                                                                                                                  | Peripheral function clock signal stopped*4                                         |                    | —    | 16   | —    |                                      |                                                                                                                                                 |                       |
|                  |                            | Coremark                                                                                                         | Peripheral function clock signal stopped*4                                         |                    | —    | 21   | —    |                                      |                                                                                                                                                 |                       |
|                  |                            | Sleep mode: Supply of the clock signal to peripheral modules is stopped*4                                        |                                                                                    |                    |      | 32   | 61   |                                      |                                                                                                                                                 |                       |
|                  |                            | All-module-clock-stop mode (reference value)                                                                     |                                                                                    |                    | —    | 10   | 28   |                                      |                                                                                                                                                 |                       |
|                  |                            | Increased by BGO operation*5                                                                                     | Reading from the code flash memory while the data flash memory is being programmed |                    | —    | 7    | —    |                                      |                                                                                                                                                 |                       |
|                  |                            |                                                                                                                  | Reading from the code flash memory while the code flash memory is being programmed |                    | —    | 10   | —    |                                      |                                                                                                                                                 |                       |
|                  |                            | Low-speed operating mode 1: Supply of the clock signal to peripheral modules is stopped*4                        |                                                                                    |                    | —    | 3    | —    |                                      |                                                                                                                                                 | All clocks 1 MHz      |
|                  |                            | Low-speed operating mode 2: Supply of the clock signal to peripheral modules is stopped*4                        |                                                                                    |                    | —    | 1.2  | —    |                                      |                                                                                                                                                 | All clocks 32.768 kHz |
|                  | Software standby mode      |                                                                                                                  | —                                                                                  | 0.7                | 10   |      |      |                                      |                                                                                                                                                 |                       |
|                  | Deep software standby mode | Power supplied to standby RAM and USB resume detecting unit (USB0 only)                                          |                                                                                    | —                  | 22   | 63   | μA   |                                      |                                                                                                                                                 |                       |
|                  |                            | Power not supplied to standby RAM and USB resume detecting unit (USB0 only)                                      | Power-on reset circuit and low-power consumption function disabled*6               | —                  | 12.5 | 26   |      |                                      |                                                                                                                                                 |                       |
|                  |                            |                                                                                                                  | Power-on reset circuit and low-power consumption function enabled*7                |                    | —    | 3.1  |      | 13.5                                 |                                                                                                                                                 |                       |
|                  |                            | Increased by RTC operation                                                                                       | When a crystal resonator for low clock loads is in use                             | —                  | 0.6  | —    |      |                                      |                                                                                                                                                 |                       |
|                  |                            |                                                                                                                  | When a crystal resonator for standard clock loads is in use                        | —                  | 2.0  | —    |      |                                      |                                                                                                                                                 |                       |
|                  |                            | RTC operating while VCC is off (with the battery backup function, only the RTC and sub-clock oscillator operate) | When a crystal resonator for low clock loads is in use                             | —                  | 0.9  | —    |      | V <sub>BATT</sub> = 2.0 V, VCC = 0 V |                                                                                                                                                 |                       |
|                  |                            |                                                                                                                  |                                                                                    | —                  | 1.6  | —    |      | V <sub>BATT</sub> = 3.3 V, VCC = 0 V |                                                                                                                                                 |                       |
|                  |                            |                                                                                                                  | When a crystal resonator for standard clock loads is in use                        | —                  | 1.7  | —    |      | V <sub>BATT</sub> = 2.0 V, VCC = 0 V |                                                                                                                                                 |                       |
|                  |                            |                                                                                                                  |                                                                                    | —                  | 3.3  | —    |      | V <sub>BATT</sub> = 3.3 V, VCC = 0 V |                                                                                                                                                 |                       |

Note 1. Supply current values are with all output pins unloaded and all input pull-up MOSs in the off state.

Note 2. Supply of the clock signal to peripheral modules is stopped in this state. This does not include operations as BGO (background operations).

Note 3.  $I_{CC}$  depends on  $f$  (ICLK) as follows. (ICLK/PCLKA:PCLKB/PCLKC/PCLKD:BCLK:BCLK pin = 10:5:10:5 when EXTAL = 12 MHz)  
 $I_{CC}$  Max. =  $0.77 \times f + 18$  (max. operation in high-speed operating mode)  
 $I_{CC}$  Typ. =  $0.08 \times f + 6$  (normal operation in high-speed operating mode)  
 $I_{CC}$  Typ. =  $0.5 \times f + 2.6$  (low-speed operating mode 1)  
 $I_{CC}$  Max. =  $0.36 \times f + 18$  (sleep mode)

Note 4. This does not include operations as BGO (background operations). Whether supply of the clock signal to peripheral modules continues or is stopped only depends on the state determined by the settings of the bits in module stop control registers A to D. The setting for the peripheral module clock stopped state is FCLK = BCLK = PCLKA = PCLKB = PCLKC = PCLKD = BCLK pin = 3.75 MHz (division by 64).

Note 5. This is the increase for programming or erasure of the code flash memory (limitations apply to the combinations of ranges in which writing proceed) or data flash memory during program execution in the code flash memory.

Note 6. The low power consumption function is disabled and DEEPCUT[1:0] = 01b.

Note 7. The low power consumption function is enabled and DEEPCUT[1:0] = 11b.




Figure 5.12 Software Standby Mode Cancellation Timing







Figure 5.27 SDRAM Space Multiple Read Line Stride Bus Timing



**Figure 5.32** EDACK0 and EDACK1 Single-Address Transfer Timing (for SDRAM)



**Figure 5.49 RSPI Timing (Master, CPHA = 1) (Bit Rate: PCLKB Division Ratio Set to a Value Other Than 1/2) and Simple SPI Timing (Master, CKPH = 0)**



**Figure 5.50 RSPI Timing (Master, CPHA = 1) (Bit Rate: PCLKB Division Ratio Set to 1/2)**

**Table 5.36 RIIC Timing (1)**

Conditions:  $V_{CC} = AVCC0 = AVCC1 = V_{CC\_USB} = V_{BATT} = 2.7$  to  $3.6$  V,  $2.7 \leq V_{REFH0} \leq AVCC0$ ,  
 $V_{CC\_USBA} = AVCC\_USBA = 3.0$  to  $3.6$  V,  
 $V_{SS} = AVSS0 = AVSS1 = V_{REFL0} = V_{SS\_USB} = V_{SS1\_USBA} = V_{SS2\_USBA} = PV_{SS\_USBA} = AVSS\_USBA = 0$  V,  
 $PCLKA = 8$  to  $120$  MHz,  $PCLKB = 8$  to  $60$  MHz,  $T_a = T_{opr}$   
 High-drive output is selected by the driving ability control register.

| Item                                                |                                         | Symbol     | Min.*1, *2                                         | Max.                     | Unit | Test Conditions |
|-----------------------------------------------------|-----------------------------------------|------------|----------------------------------------------------|--------------------------|------|-----------------|
| RIIC<br>(Standard-mode,<br>SMBus)<br>ICFER.FMPE = 0 | SCL input cycle time                    | $t_{SCL}$  | $6(12) \times t_{IICcyc} + 1300$                   | —                        | ns   | Figure 5.56     |
|                                                     | SCL input high pulse width              | $t_{SCLH}$ | $3(6) \times t_{IICcyc} + 300$                     | —                        | ns   |                 |
|                                                     | SCL input low pulse width               | $t_{SCLL}$ | $3(6) \times t_{IICcyc} + 300$                     | —                        | ns   |                 |
|                                                     | SCL, SDA input rise time                | $t_{Sr}$   | —                                                  | 1000                     | ns   |                 |
|                                                     | SCL, SDA input fall time                | $t_{Sf}$   | —                                                  | 300                      | ns   |                 |
|                                                     | SCL, SDA input spike pulse removal time | $t_{SP}$   | 0                                                  | $1(4) \times t_{IICcyc}$ | ns   |                 |
|                                                     | SDA input bus free time                 | $t_{BUF}$  | $3(6) \times t_{IICcyc} + 300$                     | —                        | ns   |                 |
|                                                     | Start condition input hold time         | $t_{STAH}$ | $t_{IICcyc} + 300$                                 | —                        | ns   |                 |
|                                                     | Restart condition input setup time      | $t_{STAS}$ | 1000                                               | —                        | ns   |                 |
|                                                     | Stop condition input setup time         | $t_{STOS}$ | 1000                                               | —                        | ns   |                 |
|                                                     | Data input setup time                   | $t_{SDAS}$ | $t_{IICcyc} + 50$                                  | —                        | ns   |                 |
|                                                     | Data input hold time                    | $t_{SDAH}$ | 0                                                  | —                        | ns   |                 |
|                                                     | SCL, SDA capacitive load                | $C_b$      | —                                                  | 400                      | pF   |                 |
| RIIC<br>(Fast-mode)<br>ICFER.FMPE = 0               | SCL input cycle time                    | $t_{SCL}$  | $6(12) \times t_{IICcyc} + 600$                    | —                        | ns   |                 |
|                                                     | SCL input high pulse width              | $t_{SCLH}$ | $3(6) \times t_{IICcyc} + 300$                     | —                        | ns   |                 |
|                                                     | SCL input low pulse width               | $t_{SCLL}$ | $3(6) \times t_{IICcyc} + 300$                     | —                        | ns   |                 |
|                                                     | SCL, SDA input rise time                | $t_{Sr}$   | $20 \times (\text{External pull-up voltage}/5.5V)$ | 300                      | ns   |                 |
|                                                     | SCL, SDA input fall time                | $t_{Sf}$   | $20 \times (\text{External pull-up voltage}/5.5V)$ | 300                      | ns   |                 |
|                                                     | SCL, SDA input spike pulse removal time | $t_{SP}$   | 0                                                  | $1(4) \times t_{IICcyc}$ | ns   |                 |
|                                                     | SDA input bus free time                 | $t_{BUF}$  | $3(6) \times t_{IICcyc} + 300$                     | —                        | ns   |                 |
|                                                     | Start condition input hold time         | $t_{STAH}$ | $t_{IICcyc} + 300$                                 | —                        | ns   |                 |
|                                                     | Restart condition input setup time      | $t_{STAS}$ | 300                                                | —                        | ns   |                 |
|                                                     | Stop condition input setup time         | $t_{STOS}$ | 300                                                | —                        | ns   |                 |
|                                                     | Data input setup time                   | $t_{SDAS}$ | $t_{IICcyc} + 50$                                  | —                        | ns   |                 |
|                                                     | Data input hold time                    | $t_{SDAH}$ | 0                                                  | —                        | ns   |                 |
|                                                     | SCL, SDA capacitive load                | $C_b$      | —                                                  | 400                      | pF   |                 |

Note:  $t_{IICcyc}$ : RIIC internal reference clock (IIC $\phi$ ) cycle



Note 1. The value within parentheses is applicable when the value of the ICMR3.NF[1:0] bits is 11b while the digital filter is enabled by the setting ICFER.NFE = 1.

Note 2.  $C_b$  is the total capacitance of the bus lines.

**Table 5.38 Serial Sound Interface Timing**

Conditions:  $V_{CC} = AVCC0 = AVCC1 = V_{CC\_USB} = V_{BATT} = 2.7$  to  $3.6$  V,  $2.7 \leq V_{REFH0} \leq AVCC0$ ,  
 $V_{CC\_USBA} = AVCC\_USBA = 3.0$  to  $3.6$  V,  
 $V_{SS} = AVSS0 = AVSS1 = V_{REFL0} = V_{SS\_USB} = V_{SS1\_USBA} = V_{SS2\_USBA} = PVSS\_USBA = AVSS\_USBA = 0$  V,  
 $PCLKA = 8$  to  $120$  MHz,  $PCLKB = 8$  to  $60$  MHz,  $T_a = T_{opr}$   
 Output load conditions:  $V_{OH} = V_{CC} \times 0.5$ ,  $V_{OL} = V_{CC} \times 0.5$ ,  $C = 30$  pF  
 High-drive output is selected by the driving ability control register.

| Item | Symbol                              | Min.        | Max. | Unit  | Test Conditions |
|------|-------------------------------------|-------------|------|-------|-----------------|
| SSI  | AUDIO_CLK input frequency           | $t_{AUDIO}$ | —    | 50    | MHz             |
|      | Output clock cycle                  | $t_O$       | 150  | 64000 | ns              |
|      | Input clock cycle                   | $t_I$       | 150  | 64000 | ns              |
|      | Clock high level                    | $t_{HC}$    | 60   | —     | ns              |
|      | Clock low level                     | $t_{LC}$    | 60   | —     | ns              |
|      | Clock rising time                   | $t_{RC}$    | —    | 25    | ns              |
|      | Data delay time                     | $t_{DTR}$   | —5   | 25    | ns              |
|      | Setup time                          | $t_{SR}$    | 25   | —     | ns              |
|      | Hold time                           | $t_{HTR}$   | 25   | —     | ns              |
|      | WS change edge SSIDATA output delay | $t_{DTRW}$  | —    | 25    | ns              |

**Figure 5.57 Clock Input/Output Timing****Figure 5.58 Transmit/Receive Timing (SSISCKn Rising Synchronous)**





Figure 5.79 Power-on Reset Timing

Figure 5.80 Voltage Detection Circuit Timing ( $V_{det0}$ )

# Appendix 1. Package Dimensions

Information on the latest version of the package dimensions or mountings has been displayed in “Packages” on Renesas Electronics Corporation website.




Figure A 177-Pin TFLGA (PTLG0177KA-A)