

Welcome to E-XFL.COM

Understanding [Embedded - DSP \(Digital Signal Processors\)](#)

[Embedded - DSP \(Digital Signal Processors\)](#) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

Applications of [Embedded - DSP \(Digital Signal Processors\)](#)

Details

Product Status	Active
Type	Fixed Point
Interface	CAN, SPI, SSP, TWI, UART
Clock Rate	500MHz
Non-Volatile Memory	External
On-Chip RAM	132kB
Voltage - I/O	2.50V, 3.30V
Voltage - Core	1.26V
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	208-FBGA, CSPBGA
Supplier Device Package	208-CSPBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/analog-devices/adsp-bf537bbc-5b

ADSP-BF534/ADSP-BF536/ADSP-BF537

TABLE OF CONTENTS

Features	1	Booting Modes	16
Memory	1	Instruction Set Description	17
Peripherals	1	Development Tools	17
General Description	3	Additional Information	18
Portable Low Power Architecture	3	Related Signal Chains	18
System Integration	3	Pin Descriptions	19
Blackfin Processor Peripherals	3	Specifications	23
Blackfin Processor Core	4	Operating Conditions	23
Memory Architecture	5	Electrical Characteristics	25
DMA Controllers	8	Absolute Maximum Ratings	29
Real-Time Clock	9	ESD Sensitivity	29
Watchdog Timer	9	Package Information	29
Timers	9	Timing Specifications	30
Serial Ports (SPORTs)	10	Output Drive Currents	50
Serial Peripheral Interface (SPI) Port	10	Test Conditions	52
UART Ports	10	Thermal Characteristics	56
Controller Area Network (CAN)	11	182-Ball CSP_BGA Ball Assignment	57
TWI Controller Interface	11	208-Ball CSP_BGA Ball Assignment	60
10/100 Ethernet MAC	11	Outline Dimensions	63
Ports	12	Surface-Mount Design	65
Parallel Peripheral Interface (PPI)	12	Automotive Products	66
Dynamic Power Management	13	Ordering Guide	67
Voltage Regulation	14		
Clock Signals	15		

REVISION HISTORY

2/14—Rev. I to Rev. J

Corrected typographical error from Three 16-bit MACs to Two 16-bit MACs in Features	1
Updated Development Tools	17
Added t_{HDRE} parameter to Serial Port Timing	38
Added footnotes in Serial Port Timing	38

In conjunction with the general-purpose timer functions, auto-baud detection is supported.

The capabilities of the UARTs are further extended with support for the infrared data association (IrDA[®]) serial infrared physical layer link specification (SIR) protocol.

CONTROLLER AREA NETWORK (CAN)

The ADSP-BF534/ADSP-BF536/ADSP-BF537 processors offer a CAN controller that is a communication controller implementing the CAN 2.0B (active) protocol. This protocol is an asynchronous communications protocol used in both industrial and automotive control systems. The CAN protocol is well-suited for control applications due to its capability to communicate reliably over a network, since the protocol incorporates CRC checking message error tracking, and fault node confinement.

The CAN controller offers the following features:

- 32 mailboxes (eight receive only, eight transmit only, 16 configurable for receive or transmit).
- Dedicated acceptance masks for each mailbox.
- Additional data filtering on first two bytes.
- Support for both the standard (11-bit) and extended (29-bit) identifier (ID) message formats.
- Support for remote frames.
- Active or passive network support.
- CAN wake-up from hibernation mode (lowest static power consumption mode).
- Interrupts, including: Tx complete, Rx complete, error, global.

The electrical characteristics of each network connection are very demanding so the CAN interface is typically divided into two parts: a controller and a transceiver. This allows a single controller to support different drivers and CAN networks. The CAN module represents only the controller part of the interface. The controller interface supports connection to 3.3 V high-speed, fault-tolerant, single-wire transceivers.

TWI CONTROLLER INTERFACE

The ADSP-BF534/ADSP-BF536/ADSP-BF537 processors include a 2-wire interface (TWI) module for providing a simple exchange method of control data between multiple devices. The TWI is compatible with the widely used I²C[®] bus standard. The TWI module offers the capabilities of simultaneous master and slave operation, support for both 7-bit addressing and multimedia data arbitration. The TWI interface utilizes two pins for transferring clock (SCL) and data (SDA) and supports the protocol at speeds up to 400 kbps. The TWI interface pins are compatible with 5 V logic levels.

Additionally, the processor's TWI module is fully compatible with serial camera control bus (SCCB) functionality for easier control of various CMOS camera sensor devices.

10/100 ETHERNET MAC

The ADSP-BF536 and ADSP-BF537 processors offer the capability to directly connect to a network by way of an embedded fast Ethernet Media Access Controller (MAC) that supports both 10-BaseT (10 Mbps) and 100-BaseT (100 Mbps) operation. The 10/100 Ethernet MAC peripheral is fully compliant to the IEEE 802.3-2002 standard, and it provides programmable features designed to minimize supervision, bus use, or message processing by the rest of the processor system.

Some standard features are

- Support of MII and RMII protocols for external PHYs.
- Full duplex and half duplex modes.
- Data framing and encapsulation: generation and detection of preamble, length padding, and FCS.
- Media access management (in half-duplex operation): collision and contention handling, including control of retransmission of collision frames and of back-off timing.
- Flow control (in full-duplex operation): generation and detection of PAUSE frames.
- Station management: generation of MDC/MDIO frames for read-write access to PHY registers.
- SCLK operating range down to 25 MHz (active and sleep operating modes).
- Internal loopback from Tx to Rx.

Some advanced features are

- Buffered crystal output to external PHY for support of a single crystal system.
- Automatic checksum computation of IP header and IP payload fields of Rx frames.
- Independent 32-bit descriptor-driven Rx and Tx DMA channels.
- Frame status delivery to memory via DMA, including frame completion semaphores, for efficient buffer queue management in software.
- Tx DMA support for separate descriptors for MAC header and payload to eliminate buffer copy operations.
- Convenient frame alignment modes support even 32-bit alignment of encapsulated Rx or Tx IP packet data in memory after the 14-byte MAC header.
- Programmable Ethernet event interrupt supports any combination of
 - Any selected Rx or Tx frame status conditions.
 - PHY interrupt condition.
 - Wake-up frame detected.
 - Any selected MAC management counter(s) at half-full.
 - DMA descriptor error.
- 47 MAC management statistics counters with selectable clear-on-read behavior and programmable interrupts on half maximum value.

ADSP-BF534/ADSP-BF536/ADSP-BF537

- Programmable Rx address filters, including a 64-bit address hash table for multicast and/or unicast frames, and programmable filter modes for broadcast, multicast, unicast, control, and damaged frames.
- Advanced power management supporting unattended transfer of Rx and Tx frames and status to/from external memory via DMA during low power sleep mode.
- System wake-up from sleep operating mode upon magic packet or any of four user-definable wake-up frame filters.
- Support for 802.3Q tagged VLAN frames.
- Programmable MDC clock rate and preamble suppression.
- In RMII operation, 7 unused pins can be configured as GPIO pins for other purposes.

PORTS

The ADSP-BF534/ADSP-BF536/ADSP-BF537 processors group the many peripheral signals to four ports—Port F, Port G, Port H, and Port J. Most of the associated pins are shared by multiple signals. The ports function as multiplexer controls. Eight of the pins (Port F7–0) offer high source/high sink current capabilities.

General-Purpose I/O (GPIO)

The processors have 48 bidirectional, general-purpose I/O (GPIO) pins allocated across three separate GPIO modules—PORTFIO, PORTGIO, and PORTHIO, associated with Port F, Port G, and Port H, respectively. Port J does not provide GPIO functionality. Each GPIO-capable pin shares functionality with other processor peripherals via a multiplexing scheme; however, the GPIO functionality is the default state of the device upon power-up. Neither GPIO output or input drivers are active by default. Each general-purpose port pin can be individually controlled by manipulation of the port control, status, and interrupt registers:

- GPIO direction control register – Specifies the direction of each individual GPIO pin as input or output.
- GPIO control and status registers – The processors employ a “write one to modify” mechanism that allows any combination of individual GPIO pins to be modified in a single instruction, without affecting the level of any other GPIO pins. Four control registers are provided. One register is written in order to set pin values, one register is written in order to clear pin values, one register is written in order to toggle pin values, and one register is written in order to specify a pin value. Reading the GPIO status register allows software to interrogate the sense of the pins.
- GPIO interrupt mask registers – The two GPIO interrupt mask registers allow each individual GPIO pin to function as an interrupt to the processor. Similar to the two GPIO control registers that are used to set and clear individual pin values, one GPIO interrupt mask register sets bits to enable interrupt function, and the other GPIO interrupt mask register clears bits to disable interrupt function.

GPIO pins defined as inputs can be configured to generate hardware interrupts, while output pins can be triggered by software interrupts.

- GPIO interrupt sensitivity registers – The two GPIO interrupt sensitivity registers specify whether individual pins are level- or edge-sensitive and specify—if edge-sensitive—whether just the rising edge or both the rising and falling edges of the signal are significant. One register selects the type of sensitivity, and one register selects which edges are significant for edge-sensitivity.

PARALLEL PERIPHERAL INTERFACE (PPI)

The processor provides a parallel peripheral interface (PPI) that can connect directly to parallel ADC and DAC converters, video encoders and decoders, and other general-purpose peripherals. The PPI consists of a dedicated input clock pin, up to three frame synchronization pins, and up to 16 data pins. The input clock supports parallel data rates up to half the system clock rate and the synchronization signals can be configured as either inputs or outputs.

The PPI supports a variety of general-purpose and ITU-R 656 modes of operation. In general-purpose mode, the PPI provides half-duplex, bidirectional data transfer with up to 16 bits of data. Up to three frame synchronization signals are also provided. In ITU-R 656 mode, the PPI provides half-duplex bidirectional transfer of 8- or 10-bit video data. Additionally, on-chip decode of embedded start-of-line (SOL) and start-of-field (SOF) preamble packets is supported.

General-Purpose Mode Descriptions

The general-purpose modes of the PPI are intended to suit a wide variety of data capture and transmission applications. Three distinct submodes are supported:

1. Input mode – Frame syncs and data are inputs into the PPI.
2. Frame capture mode – Frame syncs are outputs from the PPI, but data are inputs.
3. Output mode – Frame syncs and data are outputs from the PPI.

Input Mode

Input mode is intended for ADC applications, as well as video communication with hardware signaling. In its simplest form, PPI_FS1 is an external frame sync input that controls when to read data. The PPI_DELAY MMR allows for a delay (in PPI_CLK cycles) between reception of this frame sync and the initiation of data reads. The number of input data samples is user programmable and defined by the contents of the PPI_COUNT register. The PPI supports 8-bit and 10-bit through 16-bit data, programmable in the PPI_CONTROL register.

Frame Capture Mode

Frame capture mode allows the video source(s) to act as a slave (for frame capture for example). The ADSP-BF534/ADSP-BF536/ADSP-BF537 processors control when to read from the video source(s). PPI_FS1 is an HSYNC output and PPI_FS2 is a VSYNC output.

ADSP-BF534/ADSP-BF536/ADSP-BF537

(VCO) and the system clock. SCLK divider values are 1 through 15. Table 6 illustrates typical system clock ratios.

Table 6. Example System Clock Ratios

Signal Name SSEL3-0	Divider Ratio VCO:SCLK	Example Frequency Ratios (MHz)	
		VCO	SCLK
0001	1:1	100	100
0110	6:1	300	50
1010	10:1	500	50

Note that the divisor ratio must be chosen to limit the system clock frequency to its maximum of f_{SCLK} . The SSEL value can be changed dynamically without any PLL lock latencies by writing the appropriate values to the PLL divisor register (PLL_DIV).

The core clock (CCLK) frequency can also be dynamically changed by means of the CSEL1-0 bits of the PLL_DIV register. Supported CCLK divider ratios are 1, 2, 4, and 8, as shown in Table 7. This programmable core clock capability is useful for fast core frequency modifications.

Table 7. Core Clock Ratios

Signal Name CSEL1-0	Divider Ratio VCO:CCLK	Example Frequency Ratios (MHz)	
		VCO	CCLK
00	1:1	300	300
01	2:1	300	150
10	4:1	500	125
11	8:1	200	25

The maximum CCLK frequency not only depends on the part's speed grade (see [Ordering Guide on Page 67](#)), it also depends on the applied V_{DDINT} voltage (see [Table 10](#), [Table 11](#), and [Table 12 on Page 24](#) for details). The maximal system clock rate (SCLK) depends on the chip package and the applied V_{DDEXT} voltage (see [Table 14 on Page 24](#)).

BOOTING MODES

The ADSP-BF534/ADSP-BF536/ADSP-BF537 processor has six mechanisms (listed in Table 8) for automatically loading internal and external memory after a reset. A seventh mode is provided to execute from external memory, bypassing the boot sequence.

Table 8. Booting Modes

BMODE2-0	Description
000	Execute from 16-bit external memory (bypass boot ROM)
001	Boot from 8-bit or 16-bit memory (EPROM/flash)
010	Reserved
011	Boot from serial SPI memory (EEPROM/flash)
100	Boot from SPI host (slave mode)

Table 8. Booting Modes (Continued)

BMODE2-0	Description
101	Boot from serial TWI memory (EEPROM/flash)
110	Boot from TWI host (slave mode)
111	Boot from UART host (slave mode)

The BMODE pins of the reset configuration register, sampled during power-on resets and software-initiated resets, implement the following modes:

- Execute from 16-bit external memory – Execution starts from address 0x2000 0000 with 16-bit packing. The boot ROM is bypassed in this mode. All configuration settings are set for the slowest device possible (3-cycle hold time; 15-cycle R/W access times; 4-cycle setup).
- Boot from 8-bit and 16-bit external flash memory – The 8-bit or 16-bit flash boot routine located in Boot ROM memory space is set up using asynchronous memory bank 0. All configuration settings are set for the slowest device possible (3-cycle hold time; 15-cycle R/W access times; 4-cycle setup). The Boot ROM evaluates the first byte of the boot stream at address 0x2000 0000. If it is 0x40, 8-bit boot is performed. A 0x60 byte assumes a 16-bit memory device and performs 8-bit DMA. A 0x20 byte also assumes 16-bit memory but performs 16-bit DMA.
- Boot from serial SPI memory (EEPROM or flash) – 8-, 16-, or 24-bit addressable devices are supported as well as AT45DB041, AT45DB081, AT45DB161, AT45DB321, AT45DB642, and AT45DB1282 DataFlash® devices from Atmel. The SPI uses the PF10/SPI SSEL1 output pin to select a single SPI EEPROM/flash device, submits a read command and successive address bytes (0x00) until a valid 8-, 16-, or 24-bit, or Atmel addressable device is detected, and begins clocking data into the processor.
- Boot from SPI host device – The Blackfin processor operates in SPI slave mode and is configured to receive the bytes of the .LDR file from an SPI host (master) agent. To hold off the host device from transmitting while the boot ROM is busy, the Blackfin processor asserts a GPIO pin, called host wait (HWAIT), to signal the host device not to send any more bytes until the flag is deasserted. The flag is chosen by the user and this information is transferred to the Blackfin processor via bits 10:5 of the FLAG header.
- Boot from UART – Using an autobaud handshake sequence, a boot-stream-formatted program is downloaded by the host. The host agent selects a baud rate within the UART's clocking capabilities. When performing the autobaud, the UART expects an "@" (boot stream) character (8 bits data, 1 start bit, 1 stop bit, no parity bit) on the RXD pin to determine the bit rate. It then replies with an acknowledgement that is composed of 4 bytes: 0xBF, the value of UART_DLL, the value of UART_DLH, and 0x00. The host can then download the boot stream. When the processor needs to hold off the host, it deasserts CTS. Therefore, the host must monitor this signal.

- Boot from serial TWI memory (EEPROM/flash) – The Blackfin processor operates in master mode and selects the TWI slave with the unique ID 0xA0. It submits successive read commands to the memory device starting at 2-byte internal address 0x0000 and begins clocking data into the processor. The TWI memory device should comply with Philips I²C Bus Specification version 2.1 and have the capability to auto-increment its internal address counter such that the contents of the memory device can be read sequentially.
- Boot from TWI host – The TWI host agent selects the slave with the unique ID 0x5F. The processor replies with an acknowledgement and the host can then download the boot stream. The TWI host agent should comply with Philips I²C Bus Specification version 2.1. An I²C multiplexer can be used to select one processor at a time when booting multiple processors from a single TWI.

For each of the boot modes, a 10-byte header is first brought in from an external device. The header specifies the number of bytes to be transferred and the memory destination address. Multiple memory blocks can be loaded by any boot sequence. Once all blocks are loaded, program execution commences from the start of L1 instruction SRAM.

In addition, Bit 4 of the reset configuration register can be set by application code to bypass the normal boot sequence during a software reset. For this case, the processor jumps directly to the beginning of L1 instruction memory.

To augment the boot modes, a secondary software loader can be added to provide additional booting mechanisms. This secondary loader could provide the capability to boot from flash, variable baud rate, and other sources. In all boot modes except bypass, program execution starts from on-chip L1 memory address 0xFFA0 0000.

INSTRUCTION SET DESCRIPTION

The Blackfin processor family assembly language instruction set employs an algebraic syntax designed for ease of coding and readability. The instructions have been specifically tuned to provide a flexible, densely encoded instruction set that compiles to a very small final memory size. The instruction set also provides fully featured multifunction instructions that allow the programmer to use many of the processor core resources in a single instruction. Coupled with many features more often seen on microcontrollers, this instruction set is very efficient when compiling C and C++ source code. In addition, the architecture supports both user (algorithm/application code) and supervisor (O/S kernel, device drivers, debuggers, ISRs) modes of operation, allowing multiple levels of access to core processor resources.

The assembly language, which takes advantage of the processor's unique architecture, offers the following advantages:

- Seamlessly integrated DSP/MCU features are optimized for both 8-bit and 16-bit operations.
- A multi-issue load/store modified-Harvard architecture, which supports two 16-bit MAC or four 8-bit ALU + two load/store + two pointer updates per cycle.

- All registers, I/O, and memory are mapped into a unified 4G byte memory space, providing a simplified programming model.
- Microcontroller features, such as arbitrary bit and bit-field manipulation, insertion, and extraction; integer operations on 8-, 16-, and 32-bit data-types; and separate user and supervisor stack pointers.
- Code density enhancements, which include intermixing of 16-bit and 32-bit instructions (no mode switching, no code segregation). Frequently used instructions are encoded in 16 bits.

DEVELOPMENT TOOLS

Analog Devices supports its processors with a complete line of software and hardware development tools, including integrated development environments (which include CrossCore[®] Embedded Studio and/or VisualDSP++[®]), evaluation products, emulators, and a wide variety of software add-ins.

Integrated Development Environments (IDEs)

For C/C++ software writing and editing, code generation, and debug support, Analog Devices offers two IDEs.

The newest IDE, CrossCore Embedded Studio, is based on the Eclipse™ framework. Supporting most Analog Devices processor families, it is the IDE of choice for future processors, including multicore devices. CrossCore Embedded Studio seamlessly integrates available software add-ins to support real time operating systems, file systems, TCP/IP stacks, USB stacks, algorithmic software modules, and evaluation hardware board support packages. For more information visit www.analog.com/cces.

The other Analog Devices IDE, VisualDSP++, supports processor families introduced prior to the release of CrossCore Embedded Studio. This IDE includes the Analog Devices VDK real time operating system and an open source TCP/IP stack. For more information visit www.analog.com/visualdsp. Note that VisualDSP++ will not support future Analog Devices processors.

EZ-KIT Lite Evaluation Board

For processor evaluation, Analog Devices provides wide range of EZ-KIT Lite[®] evaluation boards. Including the processor and key peripherals, the evaluation board also supports on-chip emulation capabilities and other evaluation and development features. Also available are various EZ-Extenders[®], which are daughter cards delivering additional specialized functionality, including audio and video processing. For more information visit www.analog.com and search on “ezkit” or “ezextender”.

EZ-KIT Lite Evaluation Kits

For a cost-effective way to learn more about developing with Analog Devices processors, Analog Devices offer a range of EZ-KIT Lite evaluation kits. Each evaluation kit includes an EZ-KIT Lite evaluation board, directions for downloading an evaluation version of the available IDE(s), a USB cable, and a power supply. The USB controller on the EZ-KIT Lite board connects to the USB port of the user's PC, enabling the chosen IDE evaluation

ADSP-BF534/ADSP-BF536/ADSP-BF537

suite to emulate the on-board processor in-circuit. This permits the customer to download, execute, and debug programs for the EZ-KIT Lite system. It also supports in-circuit programming of the on-board Flash device to store user-specific boot code, enabling standalone operation. With the full version of CrossCore Embedded Studio or VisualDSP++ installed (sold separately), engineers can develop software for supported EZ-KITs or any custom system utilizing supported Analog Devices processors.

Software Add-Ins for CrossCore Embedded Studio

Analog Devices offers software add-ins which seamlessly integrate with CrossCore Embedded Studio to extend its capabilities and reduce development time. Add-ins include board support packages for evaluation hardware, various middleware packages, and algorithmic modules. Documentation, help, configuration dialogs, and coding examples present in these add-ins are viewable through the CrossCore Embedded Studio IDE once the add-in is installed.

Board Support Packages for Evaluation Hardware

Software support for the EZ-KIT Lite evaluation boards and EZ-Extender daughter cards is provided by software add-ins called Board Support Packages (BSPs). The BSPs contain the required drivers, pertinent release notes, and select example code for the given evaluation hardware. A download link for a specific BSP is located on the web page for the associated EZ-KIT or EZ-Extender product. The link is found in the *Product Download* area of the product web page.

Middleware Packages

Analog Devices separately offers middleware add-ins such as real time operating systems, file systems, USB stacks, and TCP/IP stacks. For more information see the following web pages:

- www.analog.com/ucos3
- www.analog.com/ucfs
- www.analog.com/ucusbdb
- www.analog.com/lwip

Algorithmic Modules

To speed development, Analog Devices offers add-ins that perform popular audio and video processing algorithms. These are available for use with both CrossCore Embedded Studio and VisualDSP++. For more information visit www.analog.com and search on “Blackfin software modules” or “SHARC software modules”.

Designing an Emulator-Compatible DSP Board (Target)

For embedded system test and debug, Analog Devices provides a family of emulators. On each JTAG DSP, Analog Devices supplies an IEEE 1149.1 JTAG Test Access Port (TAP). In-circuit emulation is facilitated by use of this JTAG interface. The emulator accesses the processor’s internal features via the processor’s TAP, allowing the developer to load code, set breakpoints, and view variables, memory, and registers. The processor must be halted to send data and commands, but once

an operation is completed by the emulator, the DSP system is set to run at full speed with no impact on system timing. The emulators require the target board to include a header that supports connection of the DSP’s JTAG port to the emulator.

For details on target board design issues including mechanical layout, single processor connections, signal buffering, signal termination, and emulator pod logic, see the Engineer-to-Engineer Note “*Analog Devices JTAG Emulation Technical Reference*” (EE-68) on the Analog Devices website (www.analog.com)—use site search on “EE-68.” This document is updated regularly to keep pace with improvements to emulator support.

ADDITIONAL INFORMATION

The following publications that describe the ADSP-BF534/ADSP-BF536/ADSP-BF537 processors (and related processors) can be ordered from any Analog Devices sales office or accessed electronically on our website:

- *Getting Started with Blackfin Processors*
- *ADSP-BF537 Blackfin Processor Hardware Reference*
- *ADSP-BF53x/ADSP-BF56x Blackfin Processor Programming Reference*
- *ADSP-BF534/ADSP-BF536/ADSP-BF537 Blackfin Processor Anomaly List*

RELATED SIGNAL CHAINS

A *signal chain* is a series of signal-conditioning electronic components that receive input (data acquired from sampling either real-time phenomena or from stored data) in tandem, with the output of one portion of the chain supplying input to the next. Signal chains are often used in signal processing applications to gather and process data or to apply system controls based on analysis of real-time phenomena. For more information about this term and related topics, see the “signal chain” entry in [Wikipedia](http://en.wikipedia.org) or the [Glossary of EE Terms](#) on the Analog Devices website.

Analog Devices eases signal processing system development by providing signal processing components that are designed to work together well. A tool for viewing relationships between specific applications and related components is available on the www.analog.com website.

The Application Signal Chains page in the Circuits from the Lab™ site (<http://www.analog.com/signalchains>) provides:

- Graphical circuit block diagram presentation of signal chains for a variety of circuit types and applications
- Drill down links for components in each chain to selection guides and application information
- Reference designs applying best practice design techniques

ADSP-BF534/ADSP-BF536/ADSP-BF537

Table 9. Pin Descriptions (Continued)

Pin Name	Type	Function	Driver Type ¹
<i>Port F: GPIO/UART1-0/Timer7-0/SPI/External DMA Request/PPI</i> (* = High Source/High Sink Pin)			
PF0* – GPIO/UART0 TX/DMAR0	I/O	GPIO/UART0 Transmit/DMA Request 0	C
PF1* – GPIO/UART0 RX/DMAR1/TAC1	I/O	GPIO/UART0 Receive/DMA Request 1/Timer1 Alternate Input Capture	C
PF2* – GPIO/UART1 TX/TMR7	I/O	GPIO/UART1 Transmit/Timer7	C
PF3* – GPIO/UART1 RX/TMR6/TAC6	I/O	GPIO/UART1 Receive/Timer6/Timer6 Alternate Input Capture	C
PF4* – GPIO/TMR5/SPI SSEL6	I/O	GPIO/Timer5/SPI Slave Select Enable 6	C
PF5* – GPIO/TMR4/SPI SSEL5	I/O	GPIO/Timer4/SPI Slave Select Enable 5	C
PF6* – GPIO/TMR3/SPI SSEL4	I/O	GPIO/Timer3/SPI Slave Select Enable 4	C
PF7* – GPIO/TMR2/PPI FS3	I/O	GPIO/Timer2/PPI Frame Sync 3	C
PF8 – GPIO/TMR1/PPI FS2	I/O	GPIO/Timer1/PPI Frame Sync 2	C
PF9 – GPIO/TMR0/PPI FS1	I/O	GPIO/Timer0/PPI Frame Sync 1	C
PF10 – GPIO/SPI SSEL1	I/O	GPIO/SPI Slave Select Enable 1	C
PF11 – GPIO/SPI MOSI	I/O	GPIO/SPI Master Out Slave In	C
PF12 – GPIO/SPI MISO	I/O	GPIO/SPI Master In Slave Out (This pin should be pulled high through a 4.7 kΩ resistor if booting via the SPI port.)	C
PF13 – GPIO/SPI SCK	I/O	GPIO/SPI Clock	D
PF14 – GPIO/SPI SS/TACLK0	I/O	GPIO/SPI Slave Select/Alternate Timer0 Clock Input	C
PF15 – GPIO/PPI CLK/TMRCLK	I/O	GPIO/PPI Clock/External Timer Reference	C
<i>Port G: GPIO/PPI/SPORT1</i>			
PG0 – GPIO/PPI D0	I/O	GPIO/PPI Data 0	C
PG1 – GPIO/PPI D1	I/O	GPIO/PPI Data 1	C
PG2 – GPIO/PPI D2	I/O	GPIO/PPI Data 2	C
PG3 – GPIO/PPI D3	I/O	GPIO/PPI Data 3	C
PG4 – GPIO/PPI D4	I/O	GPIO/PPI Data 4	C
PG5 – GPIO/PPI D5	I/O	GPIO/PPI Data 5	C
PG6 – GPIO/PPI D6	I/O	GPIO/PPI Data 6	C
PG7 – GPIO/PPI D7	I/O	GPIO/PPI Data 7	C
PG8 – GPIO/PPI D8/DR1SEC	I/O	GPIO/PPI Data 8/SPORT1 Receive Data Secondary	C
PG9 – GPIO/PPI D9/DT1SEC	I/O	GPIO/PPI Data 9/SPORT1 Transmit Data Secondary	C
PG10 – GPIO/PPI D10/RSCLK1	I/O	GPIO/PPI Data 10/SPORT1 Receive Serial Clock	D
PG11 – GPIO/PPI D11/RFS1	I/O	GPIO/PPI Data 11/SPORT1 Receive Frame Sync	C
PG12 – GPIO/PPI D12/DR1PRI	I/O	GPIO/PPI Data 12/SPORT1 Receive Data Primary	C
PG13 – GPIO/PPI D13/TSCLK1	I/O	GPIO/PPI Data 13/SPORT1 Transmit Serial Clock	D
PG14 – GPIO/PPI D14/TF1	I/O	GPIO/PPI Data 14/SPORT1 Transmit Frame Sync	C
PG15 – GPIO/PPI D15/DT1PRI	I/O	GPIO/PPI Data 15/SPORT1 Transmit Data Primary	C

ADSP-BF534/ADSP-BF536/ADSP-BF537

ELECTRICAL CHARACTERISTICS

Parameter	Test Conditions	300 MHz/400 MHz ¹			500 MHz/533 MHz/600 MHz ²			Unit
		Min	Typ	Max	Min	Typ	Max	
V_{OH}^3	High Level Output Voltage	$V_{DDEXT} = 2.5\text{ V}/3.0\text{ V}/3.3\text{ V} \pm 10\%$, $I_{OH} = -0.5\text{ mA}$			$V_{DDEXT} - 0.5$			V
V_{OH}^4		$V_{DDEXT} = 3.3\text{ V} \pm 10\%$, $I_{OH} = -8\text{ mA}$			$V_{DDEXT} - 0.5$			V
V_{OH}^5		$V_{DDEXT} = 2.5\text{ V}/3.0\text{ V} \pm 10\%$, $I_{OH} = -6\text{ mA}$			$V_{DDEXT} - 0.5$			V
V_{OH}^6	High Level Output Current	$V_{OH} = V_{DDEXT} - 0.5\text{ V Min}$			-64			mA
I_{OH}^7		$V_{OH} = V_{DDEXT} - 0.5\text{ V Min}$			-144			mA
V_{OL}^3	Low Level Output Voltage	$V_{DDEXT} = 2.5\text{ V}/3.0\text{ V}/3.3\text{ V} \pm 10\%$, $I_{OL} = 2.0\text{ mA}$			0.4			V
V_{OL}^4		$V_{DDEXT} = 3.3\text{ V} \pm 10\%$, $I_{OL} = 8\text{ mA}$			0.5			V
V_{OL}^5		$V_{DDEXT} = 2.5\text{ V}/3.0\text{ V} \pm 10\%$, $I_{OL} = 6\text{ mA}$			0.5			V
V_{OL}^6	Low Level Output Current	$V_{OL} = 0.5\text{ V Max}$			64			mA
I_{OL}^7		$V_{OL} = 0.5\text{ V Max}$			144			mA
I_{IH}	High Level Input Current ⁸	$V_{DDEXT} = 3.6\text{ V}, V_{IN} = 3.6\text{ V}$			10			μA
I_{IH5V}	High Level Input Current ⁹	$V_{DDEXT} = 3.6\text{ V}, V_{IN} = 5.5\text{ V}$			10			μA
I_{IL}	Low Level Input Current ²	$V_{DDEXT} = 3.6\text{ V}, V_{IN} = 0\text{ V}$			10			μA
I_{IHP}	High Level Input Current JTAG ¹⁰	$V_{DDEXT} = 3.6\text{ V}, V_{IN} = 3.6\text{ V}$			50			μA
I_{OZH}	Three-State Leakage Current ¹¹	$V_{DDEXT} = 3.6\text{ V}, V_{IN} = 3.6\text{ V}$			10			μA
I_{OZH5V}	Three-State Leakage Current ¹²	$V_{DDEXT} = 3.6\text{ V}, V_{IN} = 5.5\text{ V}$			10			μA
I_{OZL}	Three-State Leakage Current ⁵	$V_{DDEXT} = 3.6\text{ V}, V_{IN} = 0\text{ V}$			10			μA

ADSP-BF534/ADSP-BF536/ADSP-BF537

External Port Bus Request and Grant Cycle Timing

Table 26 and Figure 13 describe external port bus request and bus grant operations.

Table 26. External Port Bus Request and Grant Cycle Timing

Parameter ^{1, 2}		Min	Max	Unit
<i>Timing Requirements</i>				
t_{BS}	\overline{BR} Asserted to CLKOUT Low Setup	4.6		ns
t_{BH}	CLKOUT Low to \overline{BR} Deasserted Hold Time	0.0		ns
<i>Switching Characteristics</i>				
t_{SD}	CLKOUT Low to \overline{AMSx} , Address, and $\overline{ARE}/\overline{AWE}$ Disable		4.5	ns
t_{SE}	CLKOUT Low to \overline{AMSx} , Address, and $\overline{ARE}/\overline{AWE}$ Enable		4.5	ns
t_{DBG}	CLKOUT High to \overline{BG} Asserted Setup		3.6	ns
t_{EBG}	CLKOUT High to \overline{BG} Deasserted Hold Time		3.6	ns
t_{DBH}	CLKOUT High to \overline{BGH} Asserted Setup		3.6	ns
t_{EBH}	CLKOUT High to \overline{BGH} Deasserted Hold Time		3.6	ns

¹ These timing parameters are based on worst-case operating conditions.

² The pad loads for these timing parameters are 20 pF.




Figure 13. External Port Bus Request and Grant Cycle Timing

External DMA Request Timing

Table 28 and Figure 15 describe the external DMA request operations.

Table 28. External DMA Request Timing

Parameter		Min	Max	Unit
<i>Timing Requirements</i>				
t_{DS}	DMARx Asserted to CLKOUT High Setup	6.0		ns
t_{DH}	CLKOUT High to DMARx Deasserted Hold Time	0.0		ns
$t_{DMARACT}$	DMARx Active Pulse Width	$1.0 \times t_{SCLK}$		ns
$t_{DMARINACT}$	DMARx Inactive Pulse Width	$1.75 \times t_{SCLK}$		ns




Figure 15. External DMA Request Timing

ADSP-BF534/ADSP-BF536/ADSP-BF537

Serial Peripheral Interface Port—Master Timing

Table 34 and Figure 24 describe SPI port master operations.

Table 34. Serial Peripheral Interface (SPI) Port—Master Timing

Parameter	2.25 V ≤ V _{DDEXT} < 2.70 V or 0.80 V ≤ V _{DDINT} < 0.95 V ¹		2.70 V ≤ V _{DDEXT} ≤ 3.60 V and 0.95 V ≤ V _{DDINT} ≤ 1.43 V ^{2, 3}		Unit
	Min	Max	Min	Max	
<i>Timing Requirements</i>					
t _{SSPIDM}	Data Input Valid to SCK Edge (Data Input Setup)		8.7	7.5	ns
t _{HSPIDM}	SCK Sampling Edge to Data Input Invalid		-1.5	-1.5	ns
<i>Switching Characteristics</i>					
t _{SDSCIM}	SPISELx Low to First SCK Edge		2 × t _{SCLK} - 1.5	2 × t _{SCLK} - 1.5	ns
t _{SPICHM}	Serial Clock High Period		2 × t _{SCLK} - 1.5	2 × t _{SCLK} - 1.5	ns
t _{SPICLM}	Serial Clock Low Period		2 × t _{SCLK} - 1.5	2 × t _{SCLK} - 1.5	ns
t _{SPICLK}	Serial Clock Period		4 × t _{SCLK} - 1.5	4 × t _{SCLK} - 1.5	ns
t _{HDSM}	Last SCK Edge to SPISELx High		2 × t _{SCLK} - 1.5	2 × t _{SCLK} - 1.5	ns
t _{SPITDM}	Sequential Transfer Delay		2 × t _{SCLK} - 1.5	2 × t _{SCLK} - 1.5	ns
t _{DDSPIDM}	SCK Edge to Data Out Valid (Data Out Delay)			6	ns
t _{HDSPIDM}	SCK Edge to Data Out Invalid (Data Out Hold)		-1.0		ns

¹ Applies to all nonautomotive-grade devices when operated within either of these voltage ranges.

² Applies to all nonautomotive-grade devices when operated within these voltage ranges.

³ All automotive-grade devices are within these specifications.




Figure 24. Serial Peripheral Interface (SPI) Port—Master Timing

ADSP-BF534/ADSP-BF536/ADSP-BF537

Serial Peripheral Interface Port—Slave Timing

Table 35 and Figure 25 describe SPI port slave operations.

Table 35. Serial Peripheral Interface (SPI) Port—Slave Timing

Parameter		Min	Max	Unit
<i>Timing Requirements</i>				
t_{SPICHS}	Serial Clock High Period	$2 \times t_{SCLK} - 1.5$		ns
t_{SPICLS}	Serial Clock Low Period	$2 \times t_{SCLK} - 1.5$		ns
t_{SPICLK}	Serial Clock Period	$4 \times t_{SCLK}$		ns
t_{HDS}	Last SCK Edge to \overline{SPiSS} Not Asserted	$2 \times t_{SCLK} - 1.5$		ns
t_{SPITDS}	Sequential Transfer Delay	$2 \times t_{SCLK} - 1.5$		ns
t_{SDSCI}	\overline{SPiSS} Assertion to First SCK Edge	$2 \times t_{SCLK} - 1.5$		ns
t_{SSPID}	Data Input Valid to SCK Edge (Data Input Setup)	1.6		ns
t_{HSPID}	SCK Sampling Edge to Data Input Invalid	1.6		ns
<i>Switching Characteristics</i>				
t_{DSOE}	\overline{SPiSS} Assertion to Data Out Active	0	8	ns
t_{DSDHI}	\overline{SPiSS} Deassertion to Data High Impedance	0	8	ns
t_{DDSPID}	SCK Edge to Data Out Valid (Data Out Delay)		10	ns
t_{HDSPID}	SCK Edge to Data Out Invalid (Data Out Hold)	0		ns




Figure 25. Serial Peripheral Interface (SPI) Port—Slave Timing

Timer Clock Timing

Table 37 and Figure 27 describe timer clock timing.

Table 37. Timer Clock Timing

Parameter	Min	Max	Unit
<i>Switching Characteristic</i>			
t_{TODP} Timer Output Update Delay After PPI_CLK High		12	ns




Figure 27. Timer Clock Timing

Timer Cycle Timing

Table 38 and Figure 28 describe timer expired operations. The input signal is asynchronous in “width capture mode” and “external clock mode” and has an absolute maximum input frequency of ($f_{SCLK}/2$) MHz.

Table 38. Timer Cycle Timing

Parameter	2.25 V ≤ V _{DDEXT} < 2.70 V or 0.80 V ≤ V _{DDINT} < 0.95 V ¹		2.70 V ≤ V _{DDEXT} ≤ 3.60 V and 0.95 V ≤ V _{DDINT} ≤ 1.43 V ^{2, 3}		Unit
	Min	Max	Min	Max	
<i>Timing Characteristics</i>					
t_{WL} Timer Pulse Width Input Low (Measured In SCLK Cycles) ⁴	1 × t_{SCLK}		1 × t_{SCLK}		ns
t_{WH} Timer Pulse Width Input High (Measured In SCLK Cycles) ⁴	1 × t_{SCLK}		1 × t_{SCLK}		ns
t_{TIS} Timer Input Setup Time Before CLKOUT Low ⁵	5.5		5.0		ns
t_{TIH} Timer Input Hold Time After CLKOUT Low ⁵	1.5		1.5		ns
<i>Switching Characteristics</i>					
t_{HTO} Timer Pulse Width Output (Measured In SCLK Cycles)	1 × t_{SCLK}	$(2^{32}-1) \times t_{SCLK}$	1 × t_{SCLK}	$(2^{32}-1) \times t_{SCLK}$	ns
t_{TOD} Timer Output Update Delay After CLKOUT High		6.5		6.0	ns

¹ Applies to all nonautomotive-grade devices when operated within either of these voltage ranges.

² Applies to all nonautomotive-grade devices when operated within these voltage ranges.

³ All automotive-grade devices are within these specifications.

⁴ The minimum pulse widths apply for TMRx signals in width capture and external clock modes. They also apply to the PF15 or PPI_CLK signals in PWM output mode.

⁵ Either a valid setup and hold time or a valid pulse width is sufficient. There is no need to resynchronize programmable flag inputs.




Figure 28. Timer Cycle Timing

ADSP-BF534/ADSP-BF536/ADSP-BF537

10/100 Ethernet MAC Controller Timing

Table 40 through Table 45 and Figure 30 through Figure 35 describe the 10/100 Ethernet MAC controller operations. This feature is only available on the ADSP-BF536 and ADSP-BF537 processors.

Table 40. 10/100 Ethernet MAC Controller Timing: MII Receive Signal

Parameter ¹	Min	Max	Unit
f_{ERXCLK} ERxCLK Frequency ($f_{\text{SCLK}} = \text{SCLK Frequency}$)	None	25 + 1% $f_{\text{SCLK}} + 1\%$	MHz
t_{ERXCLKW} ERxCLK Width ($t_{\text{ERXCLK}} = \text{ERxCLK Period}$)	$t_{\text{ERXCLK}} \times 35\%$	$t_{\text{ERXCLK}} \times 65\%$	ns
t_{ERXCLKIS} Rx Input Valid to ERxCLK Rising Edge (Data In Setup)	7.5		ns
t_{ERXCLKIH} ERxCLK Rising Edge to Rx Input Invalid (Data In Hold)	7.5		ns

¹ MII inputs synchronous to ERxCLK are ERxD3–0, ERxDV, and ERxER.

Table 41. 10/100 Ethernet MAC Controller Timing: MII Transmit Signal

Parameter ¹	Min	Max	Unit
f_{ETXCLK} ETxCLK Frequency ($f_{\text{SCLK}} = \text{SCLK Frequency}$)	None	25 + 1% $f_{\text{SCLK}} + 1\%$	MHz
t_{ETXCLKW} ETxCLK Width ($t_{\text{ETXCLK}} = \text{ETxCLK Period}$)	$t_{\text{ETXCLK}} \times 35\%$	$t_{\text{ETXCLK}} \times 65\%$	ns
t_{ETXCLKOV} ETxCLK Rising Edge to Tx Output Valid (Data Out Valid)		20	ns
t_{ETXCLKOH} ETxCLK Rising Edge to Tx Output Invalid (Data Out Hold)	0		ns

¹ MII outputs synchronous to ETxCLK are ETxD3–0.

Table 42. 10/100 Ethernet MAC Controller Timing: RMII Receive Signal

Parameter ¹	Min	Max	Unit
f_{REFCLK} REF_CLK Frequency ($f_{\text{SCLK}} = \text{SCLK Frequency}$)	None	50 + 1% $2 \times f_{\text{SCLK}} + 1\%$	MHz
t_{REFCLKW} REF_CLK Width ($t_{\text{REFCLK}} = \text{REFCLK Period}$)	$t_{\text{REFCLK}} \times 35\%$	$t_{\text{REFCLK}} \times 65\%$	ns
t_{REFCLKIS} Rx Input Valid to RMII REF_CLK Rising Edge (Data In Setup)	4		ns
t_{REFCLKIH} RMII REF_CLK Rising Edge to Rx Input Invalid (Data In Hold)	2		ns

¹ RMII inputs synchronous to RMII REF_CLK are ERxD1–0, RMII CRS_DV, and ERxER.

Table 43. 10/100 Ethernet MAC Controller Timing: RMII Transmit Signal

Parameter ¹	Min	Max	Unit
t_{REFCLKOV} RMII REF_CLK Rising Edge to Tx Output Valid (Data Out Valid)		7.5	ns
t_{REFCLKOH} RMII REF_CLK Rising Edge to Tx Output Invalid (Data Out Hold)	2		ns

¹ RMII outputs synchronous to RMII REF_CLK are ETxD1–0.




Figure 32. 10/100 Ethernet MAC Controller Timing: RMII Receive Signal




Figure 33. 10/100 Ethernet MAC Controller Timing: RMII Transmit Signal




Figure 34. 10/100 Ethernet MAC Controller Timing: Asynchronous Signal




Figure 35. 10/100 Ethernet MAC Controller Timing: MII Station Management

ADSP-BF534/ADSP-BF536/ADSP-BF537

TEST CONDITIONS

All timing parameters appearing in this data sheet were measured under the conditions described in this section. Figure 48 shows the measurement point for ac measurements (other than output enable/disable). The measurement point is $V_{MEAS} = V_{DDEXT}/2$.




Figure 48. Voltage Reference Levels for AC Measurements (Except Output Enable/Disable)

Output Enable Time

Output pins are considered to be enabled when they have made a transition from a high impedance state to the point when they start driving. The output enable time t_{ENA} is the interval from the point when a reference signal reaches a high or low voltage level to the point when the output starts driving as shown in the Output Enable/Disable diagram (Figure 49). The time $t_{ENA_MEASURED}$ is the interval from when the reference signal switches to when the output voltage reaches 2.0 V (output high) or 1.0 V (output low). Time t_{TRIP} is the interval from when the output starts driving to when the output reaches the 1.0 V or 2.0 V trip voltage. Time t_{ENA} is calculated as shown in the equation:

$$t_{ENA} = t_{ENA_MEASURED} - t_{TRIP}$$

If multiple pins (such as the data bus) are enabled, the measurement value is that of the first pin to start driving.

Output Disable Time

Output pins are considered to be disabled when they stop driving, go into a high impedance state, and start to decay from their output high or low voltage. The time for the voltage on the bus to decay by ΔV is dependent on the capacitive load, C_L , and the load current, I_L . This decay time can be approximated by the equation:

$$t_{DECAY} = (C_L \Delta V) / I_L$$

The output disable time t_{DIS} is the difference between $t_{DIS_MEASURED}$ and t_{DECAY} as shown in Figure 49. The time $t_{DIS_MEASURED}$ is the interval from when the reference signal switches to when the output voltage decays ΔV from the measured output-high or output-low voltage. The time t_{DECAY} is calculated with the test loads C_L and I_L , and with ΔV equal to 0.5 V.





Figure 49. Output Enable/Disable

Example System Hold Time Calculation

To determine the data output hold time in a particular system, first calculate t_{DECAY} using the equation given above. Choose ΔV to be the difference between the processor's output voltage and the input threshold for the device requiring the hold time. A typical ΔV is 0.4 V. C_L is the total bus capacitance (per data line), and I_L is the total leakage or three-state current (per data line). The hold time is t_{DECAY} plus the minimum disable time (for example, t_{DSDAT} for an SDRAM write cycle).

Capacitive Loading

Output delays and holds are based on standard capacitive loads: 30 pF on all pins (see Figure 50). Figure 51 through Figure 60 on Page 55 show how output rise time varies with capacitance. The delay and hold specifications given should be derated by a factor derived from these figures. The graphs in these figures may not be linear outside the ranges shown.



NOTES:
 THE WORST CASE TRANSMISSION LINE DELAY IS SHOWN AND CAN BE USED FOR THE OUTPUT TIMING ANALYSIS TO REFLECT THE TRANSMISSION LINE EFFECT AND MUST BE CONSIDERED. THE TRANSMISSION LINE (TD) IS FOR LOAD ONLY AND DOES NOT AFFECT THE DATA SHEET TIMING SPECIFICATIONS.

ANALOG DEVICES RECOMMENDS USING THE IBIS MODEL TIMING FOR A GIVEN SYSTEM REQUIREMENT. IF NECESSARY, A SYSTEM MAY INCORPORATE EXTERNAL DRIVERS TO COMPENSATE FOR ANY TIMING DIFFERENCES.

Figure 50. Equivalent Device Loading for AC Measurements
 (Includes All Fixtures)




Figure 51. Typical Output Delay or Hold for Driver A at $V_{DDEXT} Min$




Figure 52. Typical Output Delay or Hold for Driver A at $V_{DDEXT} Max$

OUTLINE DIMENSIONS

Dimensions in [Figure 67](#) and [Figure 68](#) are shown in millimeters.




Figure 67. 182-Ball Chip Scale Package Ball Grid Array [CSP_BGA]
(BC-182)
Dimensions shown in millimeters

ADSP-BF534/ADSP-BF536/ADSP-BF537

AUTOMOTIVE PRODUCTS

The ADBF534W model is available with controlled manufacturing to support the quality and reliability requirements of automotive applications. Note that these automotive models may have specifications that differ from the commercial models and designers should review the [Specifications](#) section of this

data sheet carefully. Only the automotive grade products shown in [Table 53](#) are available for use in automotive applications. Contact your local ADI account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.

Table 53. Automotive Products

Product Family ^{1,2}	Temperature Range ³	Speed Grade (Max)	Package Description	Package Option
ADBF534WBBCZ4Axx	-40°C to +85°C	400 MHz	182-Ball CSP_BGA	BC-182
ADBF534WBBCZ4Bxx	-40°C to +85°C	400 MHz	208-Ball CSP_BGA	BC-208-2
ADBF534WYBCZ4Bxx	-40°C to +105°C	400 MHz	208-Ball CSP_BGA	BC-208-2

¹Z = RoHS compliant part.

²xx denotes silicon revision.

³Referenced temperature is ambient temperature.

ADSP-BF534/ADSP-BF536/ADSP-BF537