



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, Cap Sense, DMA, I ² S, LCD, POR, PWM, WDT
Number of I/O	109
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	8K x 8
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 40x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	132-UFBGA
Supplier Device Package	132-UFBGA (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32l152qch6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	6.3.4	Supply current characteristics	63
	6.3.5	Wakeup time from low-power mode	74
	6.3.6	External clock source characteristics	75
	6.3.7	Internal clock source characteristics	81
	6.3.8	PLL characteristics	84
	6.3.9	Memory characteristics	84
	6.3.10	EMC characteristics	86
	6.3.11	Electrical sensitivity characteristics	87
	6.3.12	I/O current injection characteristics	88
	6.3.13	I/O port characteristics	89
	6.3.14	NRST pin characteristics	92
	6.3.15	TIM timer characteristics	93
	6.3.16	Communications interfaces	94
	6.3.17	12-bit ADC characteristics	102
	6.3.18	DAC electrical specifications	107
	6.3.19	Operational amplifier characteristics	109
	6.3.20	Temperature sensor characteristics	111
	6.3.21	Comparator	111
	6.3.22	LCD controller	113
		<i></i>	
Pack	cage info	ormation	. 114
7.1	LQFP1 informa	44, 20 x 20 mm, 144-pin low-profile quad flat package ation	114
7.2	LQFP1 informa	00, 14 x 14 mm, 100-pin low-profile quad flat package ation	117
7.3	LQFP6 informa	64, 10 x 10 mm, 64-pin low-profile quad flat package	. 120
7.4	UFBGA array p	A132, 7 x 7 mm, 132-ball ultra thin, fine-pitch ball grid ackage information	. 123
7.5	WLCSI	P64, 0.4 mm pitch wafer level chip scale package information .	. 126
7.6	Therma	al characteristics	. 129
	7.6.1	Reference document	130
Part	number	ring	. 131
Dovi	eion Uir	-	122
1/441	31011118		. 132



8

9

7

	Functionaliti	Functionalities depending on the operating power supply range						
Operating power supply range	DAC and ADC operation	USB	Dynamic voltage scaling range	I/O operation				
$V_{DD} = V_{DDA} = 2.0$ to 2.4 V	Conversion time up to 500 Ksps	Functional ⁽²⁾	Range 1, Range 2 or Range 3	Full speed operation				
$V_{DD} = V_{DDA} = 2.4 \text{ to } 3.6 \text{ V}$	Conversion time up to 1 Msps	Functional ⁽²⁾	Range 1, Range 2 or Range 3	Full speed operation				

Table 3. Functionalities depending on the operating power supply range (continued)

 CPU frequency changes from initial to final must respect "F_{CPU} initial < 4*F_{CPU} final" to limit V_{CORE} drop due to current consumption peak when frequency increases. It must also respect 5 μs delay between two changes. For example to switch from 4.2 MHz to 32 MHz, the user can switch from 4.2 MHz to 16 MHz, wait 5 μs, then switch from 16 MHz to 32 MHz.

2. Should be USB compliant from I/O voltage standpoint, the minimum $\rm V_{DD}$ is 3.0 V.

Table 4. CPU frequency range depending on dynamic voltage scaling

CPU frequency range	Dynamic voltage scaling range
16 MHz to 32 MHz (1ws) 32 kHz to 16 MHz (0ws)	Range 1
8 MHz to 16 MHz (1ws) 32 kHz to 8 MHz (0ws)	Range 2
2.1MHz to 4.2 MHz (1ws) 32 kHz to 2.1 MHz (0ws)	Range 3



3.13 Ultra-low-power comparators and reference voltage

The STM32L151xC/C-A and STM32L152xC/C-A devices embed two comparators sharing the same current bias and reference voltage. The reference voltage can be internal or external (coming from an I/O).

- One comparator with fixed threshold
- One comparator with rail-to-rail inputs, fast or slow mode. The threshold can be one of the following:
 - DAC output
 - External I/O
 - Internal reference voltage (V_{REFINT}) or a sub-multiple (1/4, 1/2, 3/4)

Both comparators can wake up from Stop mode, and be combined into a window comparator.

The internal reference voltage is available externally via a low-power / low-current output buffer (driving current capability of 1 μ A typical).

3.14 System configuration controller and routing interface

The system configuration controller provides the capability to remap some alternate functions on different I/O ports.

The highly flexible routing interface allows the application firmware to control the routing of different I/Os to the TIM2, TIM3 and TIM4 timer input captures. It also controls the routing of internal analog signals to ADC1, COMP1 and COMP2 and the internal reference voltage V_{REFINT} .

3.15 Touch sensing

The STM32L151xC/C-A and STM32L152xC/C-A devices provide a simple solution for adding capacitive sensing functionality to any application. These devices offer up to 23 capacitive sensing channels distributed over 10 analog I/O groups. Both software and timer capacitive sensing acquisition modes are supported.

Capacitive sensing technology is able to detect the presence of a finger near a sensor which is protected from direct touch by a dielectric (glass, plastic...). The capacitive variation introduced by the finger (or any conductive object) is measured using a proven implementation based on a surface charge transfer acquisition principle. It consists of charging the sensor capacitance and then transferring a part of the accumulated charges into a sampling capacitor until the voltage across this capacitor has reached a specific threshold. The capacitive sensing acquisition only requires few external components to operate. This acquisition is managed directly by the GPIOs, timers and analog I/O groups (see Section 3.14: System configuration controller and routing interface).

Reliable touch sensing functionality can be quickly and easily implemented using the free STM32L1xx STMTouch touch sensing firmware library.



3.17.3 Serial peripheral interface (SPI)

Up to three SPIs are able to communicate at up to 16 Mbits/s in slave and master modes in full-duplex and half-duplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card/MMC modes.

The SPIs can be served by the DMA controller.

3.17.4 Inter-integrated sound (I²S)

Two standard I2S interfaces (multiplexed with SPI2 and SPI3) are available. They can operate in master or slave mode, and can be configured to operate with a 16-/32-bit resolution as input or output channels. Audio sampling frequencies from 8 kHz up to 192 kHz are supported. When either or both of the I2S interfaces is/are configured in master mode, the master clock can be output to the external DAC/CODEC at 256 times the sampling frequency.

The I2Ss can be served by the DMA controller.

3.17.5 Universal serial bus (USB)

The STM32L151xC/C-A and STM32L152xC/C-A devices embed a USB device peripheral compatible with the USB full-speed 12 Mbit/s. The USB interface implements a full-speed (12 Mbit/s) function interface. It has software-configurable endpoint setting and supports suspend/resume. The dedicated 48 MHz clock is generated from the internal main PLL (the clock source must use a HSE crystal oscillator).

3.18 CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word and a fixed generator polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.





Figure 7. STM32L15xRC WLCSP64 ballout

1. This figure shows the package top view.



			Та	able 9. A	Iternate	function	input/o	utput (conti	nued)				
					Γ	Digital alte	ernate fu	nction numbe	er				
	AFIO0	AFIO1	AFIO2	AFIO3	AFIO4	AFIO5	AFIO6	AFIO7	AFIO8	AFIO11	AFIO12	AFIO14	AFIO ¹
Port name					•	Alt	ernate fu	inction					-
	SYSTEM	TIM2	TIM3/4/5	TIM9/ 10/11	I2C1/2	SPI1/2	SPI3	USART1/2/3	-	LCD	-	CPRI	SYSTE
PF6	-	-	TIM5_ETR	-	-	-	-	-	-	-	-	-	EVENT OUT
PF7	-	-	TIM5_CH2	-	-	-	-	-	-	-	-	-	EVENT OUT
PF8	-	-	TIM5_CH3	-	-	-	-	-	-	-	-	-	EVENT OUT
PF9	-	-	TIM5_CH4	-	-	-	-	-	-	-	-	-	EVENT OUT
PF10	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
PF11	-	-	-	-	-	-	-	-	-	-	-	-	EVENT OUT
PF12	-	-	-	-	-	-	-	-	-	-		-	EVENT OUT
PF13	-	-	-	-	-	-	-	-	-	-		-	EVENT OUT
PF14	-	-	-	-	-	-	-	-	-	-		-	EVENT OUT
PF15	-	-	-	-	-	-	-	-	-	-		-	EVENT OUT
PG0	-	-	-	-	-	-	-	-	-	-		-	EVENT OUT
PG1	-	-	-	-	-	-	-	-	-	-		-	EVENT OUT
PG2	-	-	-	-	-	-	-	-	-	-		-	EVENT OUT
PG3	-	-	-	-	-	-	-	-	-	-		-	EVENT OUT
PG4	-	-	-	-	-	-	-	-	-	-		-	EVENT OUT

Pin descriptions

STM32L151xC/C-A STM32L152xC/C-A

3

5 Memory mapping



Figure 8. Memory map



6.1.6 Power supply scheme



Figure 11. Power supply scheme



Symbol	Parameter	Conditions	Min	Max	Unit
TJ	lunction to more turo renge	6 suffix version	-40	105	°C
		7 suffix version	-40	110	C

Table 13. General operating conditions (continued)

1. When the ADC is used, refer to Table 55: ADC characteristics.

2. It is recommended to power V_{DD} and V_{DDA} from the same source. A maximum difference of 300 mV between V_{DD} and V_{DDA} can be tolerated during power-up .

3. To sustain a voltage higher than VDD+0.3V, the internal pull-up/pull-down resistors must be disabled.

 If T_A is lower, higher P_D values are allowed as long as T_J does not exceed T_J max (see Table 71: Thermal characteristics on page 129).

In low-power dissipation state, T_A can be extended to -40°C to 105°C temperature range as long as T_J does not exceed T_J max (see *Table 71: Thermal characteristics on page 129*).

6.3.2 Embedded reset and power control block characteristics

The parameters given in the following table are derived from the tests performed under the conditions summarized in *Table 13*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
+ (1)	V riso timo rato	BOR detector enabled	0	-	∞	
		BOR detector disabled	0	-	1000	
'VDD`	V foll time rate	BOR detector enabled	20	-	~	μ5/ν
		BOR detector disabled	0	-	1000	
т. (1)	Posot tomporization	V _{DD} rising, BOR enabled	-	2	3.3	me
RSTTEMPO	V _{DD} rising, BOR disabled ⁽²		0.4	0.7	1.6	1115
N .	Power on/power down reset	Falling edge	1	1.5	1.65	
V POR/PDR	threshold	Rising edge	1.3	1.5	1.65	
V	Prown out report throshold 0	Falling edge	1.67	1.7	1.74	
VBOR0	Brown-out reset timeshold o	Rising edge	1.69	1.76	1.8	
N .	Brown out reset threshold 1	Falling edge	1.87	1.93	1.97	
VBOR1		Rising edge	1.96	2.03	2.07	
N .	Brown out reset threshold 2	Falling edge	2.22	2.30	2.35	
V _{BOR2}		Rising edge	2.31	2.41	2.44	

Table 14. Embedded reset and power control block characteristics



Symbol	Parameter	Conditions		f _{HCLK}	Тур	Max	Unit
			Range3.	1	230	470	
			V _{CORE} =1.2 V	2	415	780	μA
			VOS[1:0]=11	4	800	1200	
		fuer = fuery up to 16 MHz	Range2	4	0.935	1.5	
		included $f_{HSE} = f_{HCLK}/2$ above	V _{CORE} =1.5 V	8	1.9	3	
		16MHz (PLL ON)(')	VOS[1:0]=10	16	3.75	5	
	Supply current in Run mode code executed from RAM	Supply current in Run mode code executed from RAM HSI clock source (16 MHz)	Range1, V _{CORE} =1.8 V VOS[1:0]=01	8	2.25	3.5	
1				16	4.45	5.55	
^I DD (Run from RAM)				32	9.05	10.9	mA
,			Range2, V _{CORE} =1.5 V VOS[1:0]=10	16	3.75	4.8	
			Range1, V _{CORE} =1.8 V VOS[1:0]=01	32	8.95	11.7	
		MSI clock, 65 kHZ	Range3	0.065	43.5	100	
		MSI clock, 524 kHZ	V _{CORE} =1.2 V	0.524	135	215	μA
	-	MSI clock, 4.2 MHZ	VOS[1:0]=11	VOS[1:0]=11	4.2	835	1100

Table 18. Current consumption in Run mode, code with data processing running from RAM

1. Oscillator bypassed (HSEBYP = 1 in RCC_CR register).



Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
f _{OSC_IN}	Oscillator frequency	-	1		24	MHz
R _F	Feedback resistor	-	-	200	-	kΩ
с	Recommended load capacitance versus equivalent serial resistance of the crystal $(R_S)^{(3)}$	R _S = 30 Ω	-	20	-	pF
I _{HSE}	HSE driving current	V_{DD} = 3.3 V, V_{IN} = V_{SS} with 30 pF load	-	-	3	mA
	HSE oscillator power	C = 20 pF f _{OSC} = 16 MHz	-	-	2.5 (startup) 0.7 (stabilized)	٣٨
IDD(HSE)	consumption	C = 10 pF f _{OSC} = 16 MHz	-	-	2.5 (startup) 0.46 (stabilized)	
9 _m	Oscillator transconductance	Startup	3.5	-	-	mA /V
t _{SU(HSE)} ⁽⁴⁾	Startup time	V _{DD} is stabilized	-	1	-	ms

Table 28. HSE oscillator characteristics⁽¹⁾⁽²⁾

1. Resonator characteristics given by the crystal/ceramic resonator manufacturer.

2. Guaranteed by characterization results.

 The relatively low value of the RF resistor offers a good protection against issues resulting from use in a humid environment, due to the induced leakage and the bias condition change. However, it is recommended to take this point into account if the MCU is used in tough humidity conditions.

 t_{SU(HSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

For C_{L1} and C_{L2} , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 16*). C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing C_{L1} and C_{L2} . Refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website *www.st.com*.



Multi-speed internal (MSI) RC oscillator

• • •			_		
Symbol	Parameter	Condition	Тур	Мах	Unit
		MSI range 0	65.5	-	
		MSI range 1	131	-	kH7
		MSI range 2	262	-	ιτι τ <u>ε</u>
f _{MSI}	Frequency after factory calibration, done at V_{DD} = 3.3 V and T _A = 25 °C	MSI range 3	524	-	
		MSI range 4	1.05	-	
		MSI range 5	2.1	-	MHz
		MSI range 6	4.2	-	
ACC _{MSI}	Frequency error after factory calibration	-	±0.5	-	%
D _{TEMP(MSI)} ⁽¹⁾	MSI oscillator frequency drift 0 °C ≤T _A ≤105 °C	-	±3	-	%
D _{VOLT(MSI)} ⁽¹⁾	MSI oscillator frequency drift 1.65 V ≤V _{DD} ≤3.6 V, T _A = 25 °C	-	-	2.5	%/V
		MSI range 0	0.75	-	
		MSI range 1	1	-	μA
		MSI range 2	1.5	-	
I _{DD(MSI)} ⁽²⁾	MSI oscillator power consumption	MSI range 3	2.5	-	
		MSI range 4	4.5	-	
		MSI range 5	8	-	
		MSI range 6	15	-	
		MSI range 0	30	-	
		MSI range 1	20	-	
		MSI range 2	15	-	
		MSI range 3	10	-	
1		MSI range 4	6	-	
^t SU(MSI)	MSI oscillator startup time	MSI range 5	5	-	μs
		MSI range 6, Voltage range 1 and 2	3.5	-	
		MSI range 6, Voltage range 3	5	-	

Table 32. MSI oscillator characteristics





Figure 18. I/O AC characteristics definition

6.3.14 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R_{PU} (see *Table 45*)

Unless otherwise specified, the parameters given in *Table 45* are derived from tests performed under the conditions summarized in *Table 13*.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL(NRST)} ⁽¹⁾	NRST input low level voltage	-	-	-	0.3 V _{DD}	
V _{IH(NRST)} ⁽¹⁾	NRST input high level voltage	-	0.7 V _{DD}	-	-	V
	NRST output low	I _{OL} = 2 mA 2.7 V < V _{DD} < 3.6 V	-	-	0.4	v
VOL(NRST)	level voltage	I _{OL} = 1.5 mA 1.65 V < V _{DD} < 2.7 V	-	-	0.4	
V _{hys(NRST)} ⁽¹⁾	NRST Schmitt trigger voltage hysteresis	-	-	10%V _{DD} ⁽²⁾	-	mV
R _{PU}	Weak pull-up equivalent resistor ⁽³⁾	$V_{IN} = V_{SS}$	30	45	60	kΩ
V _{F(NRST)} ⁽¹⁾	NRST input filtered pulse	-	-	-	50	ns
V _{NF(NRST)} ⁽³⁾	NRST input not filtered pulse	-	350	-	-	ns

Table 45. NRST pin characteristics

1. Guaranteed by design.

2. With a minimum of 200 mV.

3. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is around 10%.



SPI characteristics

Unless otherwise specified, the parameters given in the following table are derived from tests performed under the conditions summarized in *Table 13*.

Refer to *Section 6.3.12: I/O current injection characteristics* for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

Symbol	Parameter	Conditions	Min	Max ⁽²⁾	Unit
_		Master mode	-	16	
f _{SCK}	SPI clock frequency	Slave mode	-	16	MHz
		Slave transmitter	-	12 ⁽³⁾	
$t_{r(SCK)}^{(2)} t_{f(SCK)}^{(2)}$	SPI clock rise and fall time	Capacitive load: C = 30 pF	-	6	ns
DuCy(SCK)	SPI slave input clock duty cycle	Slave mode	30	70	%
t _{su(NSS)}	NSS setup time	Slave mode	4t _{HCLK}	-	
t _{h(NSS)}	NSS hold time	Slave mode	2t _{HCLK}	-	
t _{w(SCKH)} ⁽²⁾ t _{w(SCKL)} ⁽²⁾	SCK high and low time	Master mode	t _{SCK} /2-5	t _{SCK} /2+3	
t _{su(MI)} ⁽²⁾	Data input actus time	Master mode	5	-	
t _{su(SI)} ⁽²⁾	Data input setup time	Slave mode	6	-	
t _{h(MI)} ⁽²⁾	Data input hold time	Master mode	5	-	ns
t _{h(SI)} ⁽²⁾		Slave mode	5	-	
t _{a(SO)} ⁽⁴⁾	Data output access time	Slave mode	0	3t _{HCLK}	
t _{v(SO)} (2)	Data output valid time	Slave mode	-	33	
t _{v(MO)} ⁽²⁾	Data output valid time	Master mode	-	6.5	
t _{h(SO)} ⁽²⁾	Data output hold time	Slave mode	17	-	
t _{h(MO)} ⁽²⁾		Master mode	0.5	-	

Table 49. SPI characteristics⁽¹⁾

1. The characteristics above are given for voltage range 1.

2. Guaranteed by characterization results.

3. The maximum SPI clock frequency in slave transmitter mode is given for an SPI slave input clock duty cycle (DuCy(SCK)) ranging between 40 to 60%.

4. Min time is for the minimum time to drive the output and max time is for the maximum time to validate the data.





Figure 23. SPI timing diagram - master mode⁽¹⁾

1. Measurement points are done at CMOS levels: $0.3V_{\text{DD}}$ and $0.7V_{\text{DD}}$



- 1. Guaranteed by characterization results.
- 2. The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the non-inverting input set to the reference.
- 3. Comparator consumption only. Internal reference voltage not included.

Table 05. Comparator 2 characteristics							
Symbol	Parameter	Parameter Conditions		Тур	Max ⁽¹⁾	Unit	
V _{DDA}	Analog supply voltage	-	1.65	-	3.6	V	
V _{IN}	Comparator 2 input voltage range	-	0	-	V_{DDA}	V	
t _{start}	Comparator startup time	Fast mode	-	15	20		
		Slow mode	-	20	25	• µs	
t _{d slow}	Propagation delay ⁽²⁾ in slow mode	1.65 V ≤V _{DDA} ≤2.7 V	-	1.8	3.5		
		2.7 V ≤V _{DDA} ≤3.6 V	-	2.5	6		
t _{d fast}	Propagation delay ⁽²⁾ in fast mode	1.65 V ≤V _{DDA} ≤2.7 V	-	0.8	2		
		2.7 V ≤V _{DDA} ≤3.6 V	-	1.2	4		
V _{offset}	Comparator offset error		-	<u>+4</u>	±20	mV	
dThreshold/ dt	$ \begin{array}{l} V_{DDA}=3.3V\\ T_{A}=0\ to\ 50\ ^{\circ}C\\ V-=V_{REFINT},\\ 3/4\ V_{REFINT},\\ 1/2\ V_{REFINT},\\ 1/4\ V_{REFINT}.\\ \end{array} $		-	15	100	ppm /°C	
I _{COMP2}	Current concurrention ⁽³⁾	Fast mode	-	3.5	5	μΑ	
		Slow mode	-	0.5	2		

|--|

1. Guaranteed by characterization results.

2. The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the non-inverting input set to the reference.

3. Comparator consumption only. Internal reference voltage (necessary for comparator operation) is not included.



6.3.22 LCD controller

The device embeds a built-in step-up converter to provide a constant LCD reference voltage independently from the V_{DD} voltage. An external capacitor C_{ext} must be connected to the V_{LCD} pin to decouple this converter.

Symbol	Parameter	Min	Тур	Max	Unit	
V_{LCD}	LCD external voltage	-	-	3.6		
V_{LCD0}	LCD internal reference voltage 0	-	2.6	-		
V _{LCD1}	LCD internal reference voltage 1	-	2.73	-		
V _{LCD2}	LCD internal reference voltage 2	-	2.86	-		
V_{LCD3}	LCD internal reference voltage 3	-	2.98	-	V	
V _{LCD4}	LCD internal reference voltage 4	-	3.12	-		
V_{LCD5}	LCD internal reference voltage 5	-	3.26	-		
V _{LCD6}	LCD internal reference voltage 6	-	3.4	-		
V _{LCD7}	LCD internal reference voltage 7	-	3.55	-		
C _{ext}	V _{LCD} external capacitance	0.1	-	2	μF	
I _{LCD} ⁽¹⁾	Supply current at V _{DD} = 2.2 V	-	3.3	-	μA	
	Supply current at V _{DD} = 3.0 V	-	3.1	-		
R _{Htot} ⁽²⁾	Low drive resistive network overall value	5.28	6.6	7.92	MΩ	
$R_L^{(2)}$	High drive resistive network total value	192	240	288	kΩ	
V ₄₄	Segment/Common highest level voltage	-	-	V _{LCD}	V	
V ₃₄	Segment/Common 3/4 level voltage	-	3/4 V _{LCD}	-		
V ₂₃	Segment/Common 2/3 level voltage	-	2/3 V _{LCD}	- - - V		
V ₁₂	Segment/Common 1/2 level voltage	-	$1/2 V_{LCD}$			
V ₁₃	Segment/Common 1/3 level voltage	-	$1/3 V_{LCD}$			
V ₁₄	Segment/Common 1/4 level voltage	-	1/4 V _{LCD}	-		
V ₀	Segment/Common lowest level voltage	0	-	-		
$\Delta Vxx^{(3)}$	Segment/Common level voltage error $T_A = -40$ to 105 ° C	-	- ±50		mV	

Table 64. LCD controller characteristics

1. LCD enabled with 3 V internal step-up active, 1/8 duty, 1/4 bias, division ratio= 64, all pixels active, no LCD connected.

2. Guaranteed by design.

3. Guaranteed by characterization results.



Symbol	millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Мах	Min	Тур	Мах
b ⁽²⁾	0.240	0.270	0.300	0.0094	0.0106	0.0118
D	4.504	4.539	4.574	0.1773	0.1787	0.1801
E	4.876	4.911	4.946	0.1920	0.1933	0.1947
е	-	0.400	-	-	0.0157	-
e1	-	2.800	-	-	0.1102	-
F	-	0.870	-	-	0.0343	-
G	-	1.056	-	-	0.0416	-
ааа	-	-	0.100	-	-	0.0039
bbb	-	-	0.100	-	-	0.0039
CCC	-	-	0.100	-	-	0.0039
ddd	-	-	0.050	-	-	0.0020
eee	-	-	0.050	-	-	0.0020

Table 69. WLCSP64, 0.4 mm pitch wafer level chip scale package mechanical data(continued)

1. Values in inches are converted from mm and rounded to 4 decimal digits.

2. Dimension is measured at the maximum bump diameter parallel to primary datum Z.







Dimension	Recommended values		
Pitch	0.4		
Drad	260 μm max. (circular)		
Dpad	220 µm recommended		
Dsm	300 µm min. (for 260 µm diameter pad)		
PCB pad design	Non-solder mask defined via underbump allowed.		



DocID026119 Rev 6

9 Revision History

Date	Revision	Changes
01-Apr-2014	1	Initial release.
		Updated Table 3: Functionalities depending on the operating power supply range. Updated Table 17: Current consumption in Run mode, code with data processing running from Flash.
07-Apr-2014	2	Modified I _{DD(LP Sleep)} (TIM9 and USART1 enabled, Flash ON, VDD from 1.65 V to 3.6 V) in <i>Table 21: Current consumption in Low-power sleep mode</i> .
		Updated V _{IH(NRST)} minimum value in <i>Table 45: NRST pin characteristics</i> .
		Added Table 41: UFBGA132, 7 x 7 mm, 132-ball ultra thin, fine-pitch ball grid array package recommended footprint.
12-June-2014	3	Updated title removing memory I/F. Removed ambiguity of "ambient temperature" in the electrical characteristics description.
		updated <i>Figure</i> 7 with graphic improvements.
		Updated <i>Section 3.17: Communication interfaces</i> putting I2S characteristics inside.
		Updated DMIPS features in cover page and Section 2: Description.
13-Sept-2014		Updated max temperature at 105°C instead of 85°C in the whole datasheet.
	4	Updated Flash switched ON & OFF conditions in <i>Table 19: Current consumption in Sleep mode</i> .
		Updated <i>Table 24: Peripheral current consumption</i> with new measured current values.
		Updated <i>Table 57: Maximum source impedance RAIN max</i> adding note 2.

Table 73. Document revision history



IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics – All rights reserved

DocID026119 Rev 6

