



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M4/M0
Core Size	32-Bit Dual-Core
Speed	204MHz
Connectivity	CANbus, EBI/EMI, I ² C, IrDA, Microwire, SD, SPI, SSI, SSP, UART/USART, USB, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I ² S, Motor Control PWM, POR, PWM, WDT
Number of I/O	83
Program Memory Size	-
Program Memory Type	ROMIess
EEPROM Size	-
RAM Size	200K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	A/D 8x10b; D/A 1x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc4320fbd144-551

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

32-bit ARM Cortex-M4/M0 microcontroller

6.2 Pin description

On the LPC4350/30/20/10, digital pins are grouped into 16 ports, named P0 to P9 and PA to PF, with up to 20 pins used per port. Each digital pin can support up to eight different digital functions, including General-Purpose I/O (GPIO), selectable through the System Configuration Unit (SCU) registers. The pin name is not indicative of the GPIO port assigned to it.

Not all functions listed in <u>Table 3</u> are available on all packages. See <u>Table 2</u> for availability of USB0, USB1, Ethernet, and LCD functions.

The parts contain two 10-bit ADCs (ADC0 and ADC1). The input channels of ADC0 and ADC1 on dedicated pins and multiplexed pins are combined in such a way that all channel 0 inputs (named ADC0_0 and ADC1_0) are tied together and connected to both, channel 0 on ADC0 and channel 0 on ADC1, channel 1 inputs (named ADC0_1 and ADC1_1) are tied together and connected to channel 1 on ADC0 and ADC1, and so forth. There are eight ADC channels total for the two ADCs.

32-bit ARM Cortex-M4/M0 microcontroller

Symbol	BGA256	FBGA180	FBGA100	QFP144		Reset state	ype	Description							
P1_5	R5	N3	J4	48	[2]	N;	F 1/0	GPI01[8] — General purpose digital input/output pin.							
						ΡÜ	0	CTOUT_10 — SCTimer/PWM output 10. Match output 3 of timer 3.							
							-	R — Function reserved.							
							0	EMC_CS0 — LOW active Chip Select 0 signal.							
							I	USB0_PWR_FAULT — Port power fault signal indicating overcurrent condition; this signal monitors over-current on the USB bus (external circuitry required to detect over-current condition).							
							I/O	SSP1_SSEL — Slave Select for SSP1.							
							I/O	SGPI015 — General purpose digital input/output pin.							
							0	SD_POW — SD/MMC power monitor output.							
P1_6	T4	P3	K4	49	[2]	N;	I/O	GPIO1[9] — General purpose digital input/output pin.							
						PU	I	CTIN_5 — SCTimer/PWM input 5. Capture input 2 of timer 2.							
							-	R — Function reserved.							
							0	EMC_WE — LOW active Write Enable signal.							
							-	R — Function reserved.							
							-	R — Function reserved.							
							I/O	SGPI014 — General purpose digital input/output pin.							
							I/O	SD_CMD — SD/MMC command signal.							
P1_7	T5	N4	G4	50	[2]	N;	I/O	GPIO1[0] — General purpose digital input/output pin.							
						PU	I	U1_DSR — Data Set Ready input for UART1.							
							0	CTOUT_13 — SCTimer/PWM output 13. Match output 3 of timer 3.							
							I/O	EMC_D0 — External memory data line 0.							
							0	USB0_PPWR — VBUS drive signal (towards external charge pump or power management unit); indicates that VBUS must be driven (active HIGH).							
								Add a pull-down resistor to disable the power switch at reset. This signal has opposite polarity compared to the USB_PPWR used on other NXP LPC parts.							
							-	R — Function reserved.							
															-
							-	R — Function reserved.							

Table 3. Pin description ...continued

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

32-bit ARM Cortex-M4/M0 microcontroller

Symbol	256	A180	A100	144		state		Description
	LBGA	TFBG.	TFBG.	LQFP		Reset	Type	
P1_12	R9	P7	K7	56	[2]	N;	I/O	GPIO1[5] — General purpose digital input/output pin.
						PU	I	U1_DCD — Data Carrier Detect input for UART1.
							-	R — Function reserved.
							I/O	EMC_D5 — External memory data line 5.
							I	T0_CAP1 — Capture input 1 of timer 0.
							-	R — Function reserved.
							I/O	SGPI08 — General purpose digital input/output pin.
							I/O	SD_DAT3 — SD/MMC data bus line 3.
P1_13	R10	L8	H8	60	[2]	N;	I/O	GPIO1[6] — General purpose digital input/output pin.
						PU	0	U1_TXD — Transmitter output for UART1.
							-	R — Function reserved.
							I/O	EMC_D6 — External memory data line 6.
							I	T0_CAP0 — Capture input 0 of timer 0.
							-	R — Function reserved.
							I/O	SGPI09 — General purpose digital input/output pin.
							I	SD_CD — SD/MMC card detect input.
P1_14	R11	K7	J8	61	[2]	N;	I/O	GPIO1[7] — General purpose digital input/output pin.
						PU	I	U1_RXD — Receiver input for UART1.
							-	R — Function reserved.
							I/O	EMC_D7 — External memory data line 7.
							0	T0_MAT2 — Match output 2 of timer 0.
							-	R — Function reserved.
							I/O	SGPI010 — General purpose digital input/output pin.
							-	R — Function reserved.
P1_15	T12	P11	K8	62	[2]	N;	I/O	GPIO0[2] — General purpose digital input/output pin.
						PU	0	U2_TXD — Transmitter output for USART2.
							I/O	SGPIO2 — General purpose digital input/output pin.
							I	ENET_RXD0 — Ethernet receive data 0 (RMII/MII interface).
							0	T0_MAT1 — Match output 1 of timer 0.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.

Table 3. Pin description ...continued

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See <u>Table 2</u>.

32-bit ARM Cortex-M4/M0 microcontroller

Symbol	LBGA256	TFBGA180	TFBGA100	LQFP144		Reset state [1]	Type	Description
P2_12	E15	D13	B9	106	[2]	N;	I/O	GPIO1[12] — General purpose digital input/output pin.
						PU	0	CTOUT_4 — SCTimer/PWM output 4. Match output 3 of timer 3.
							-	R — Function reserved.
							I/O	EMC_A3 — External memory address line 3.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
							I/O	U2_UCLK — Serial clock input/output for USART2 in synchronous mode.
P2_13	C16	E14	A10	108	[2]	N;	I/O	GPIO1[13] — General purpose digital input/output pin.
						PU	I	CTIN_4 — SCTimer/PWM input 4. Capture input 2 of timer 1.
							-	R — Function reserved.
							I/O	EMC_A4 — External memory address line 4.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
							I/O	U2_DIR — RS-485/EIA-485 output enable/direction control for USART2.
P3_0	F13	D12	A8	112	[2]	N; PU	I/O	I2S0_RX_SCK — I2S receive clock. It is driven by the master and received by the slave. Corresponds to the signal SCK in the l^2S -bus specification.
							0	I2S0_RX_MCLK — I2S receive master clock.
							I/O	I2S0_TX_SCK — Transmit Clock. It is driven by the master and received by the slave. Corresponds to the signal SCK in the I ² S-bus specification.
							0	I2S0_TX_MCLK — I2S transmit master clock.
							I/O	SSP0_SCK — Serial clock for SSP0.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.

Table 3. Pin description ...continued

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

32-bit ARM Cortex-M4/M0 microcontroller

	020, 4					locare																								
Symbol	LBGA256	TFBGA180	TFBGA100	LQFP144		Reset state [1]	Type	Description																						
P4_2	D3	A2	-	8	[2]	N;	I/O	GPIO2[2] — General purpose digital input/output pin.																						
						PU	0	CTOUT_0 — SCTimer/PWM output 0. Match output 0 of timer 0.																						
							0	LCD_VD3 — LCD data.																						
							-	R — Function reserved.																						
							-	R — Function reserved.																						
							0	LCD_VD12 — LCD data.																						
							I	U3_RXD — Receiver input for USART3.																						
							I/O	SGPIO8 — General purpose digital input/output pin.																						
P4_3	C2	B2	-	7	[5]	N;	I/O	GPIO2[3] — General purpose digital input/output pin.																						
						PU	0	CTOUT_3 — SCTimer/PWM output 3. Match output 3 of timer 0.																						
							0	LCD_VD2 — LCD data.																						
							-	R — Function reserved.																						
							-	R — Function reserved.																						
							0	LCD_VD21 — LCD data.																						
							I/O	U3_BAUD — Baud pin for USART3.																						
							I/O	SGPIO9 — General purpose digital input/output pin.																						
							AI	ADC0_0 — DAC output; ADC0 and ADC1, input channel 0. Configure the pin as GPIO input and use the ADC function select register in the SCU to select the ADC.																						
P4_4	B1	A1	-	9	[5]	N;	I/O	GPIO2[4] — General purpose digital input/output pin.																						
						PU	0	CTOUT_2 — SCTimer/PWM output 2. Match output 2 of timer 0.																						
							0	LCD_VD1 — LCD data.																						
							-	R — Function reserved.																						
							-	R — Function reserved.																						
							0	LCD_VD20 — LCD data.																						
																													I/O	U3_DIR — RS-485/EIA-485 output enable/direction control for USART3.
							I/O	SGPI010 — General purpose digital input/output pin.																						
							0	DAC — DAC output. Shared between 10-bit ADC0/1 and DAC Configure the pin as GPIO input and use the analog function select register in the SCU to select the DAC.																						

Table 3. Pin description ...continued

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

32-bit ARM Cortex-M4/M0 microcontroller

	о <i>в</i> о, а	1003		Cuons	are			e on an parts. See <u>rable 2</u> .
Symbol	3A256	3GA180	3GA100	-P144		iet state	Ð	Description
	LB(Ë	Ξ	Γg		E	Typ	
P9_2	N8	M6	-	-	[2]	N;	I/O	GPIO4[14] — General purpose digital input/output pin.
						PU	0	MCOB2 — Motor control PWM channel 2, output B.
							-	R — Function reserved.
							-	R — Function reserved.
							I/O	I2S0_TX_SDA — I2S transmit data. It is driven by the transmitter and read by the receiver. Corresponds to the signal SD in the l^2S -bus specification.
							I	ENET_RXD3 — Ethernet receive data 3 (MII interface).
							I/O	SGPIO2 — General purpose digital input/output pin.
							I/O	SSP0_MOSI — Master Out Slave in for SSP0.
P9_3	M6	P5	-	-	[2]	N;	I/O	GPIO4[15] — General purpose digital input/output pin.
						PU	0	MCOA0 — Motor control PWM channel 0, output A.
							0	USB1_IND1 — USB1 Port indicator LED control output 1.
							-	R — Function reserved.
							-	R — Function reserved.
							I	ENET_RXD2 — Ethernet receive data 2 (MII interface).
							I/O	SGPIO9 — General purpose digital input/output pin.
							0	U3_TXD — Transmitter output for USART3.
P9_4	N10	M8	-	-	[2]	N;	-	R — Function reserved.
						PU	0	MCOB0 — Motor control PWM channel 0, output B.
							0	USB1_IND0 — USB1 Port indicator LED control output 0.
							-	R — Function reserved.
							I/O	GPIO5[17] — General purpose digital input/output pin.
							0	ENET_TXD2 — Ethernet transmit data 2 (MII interface).
							I/O	SGPIO4 — General purpose digital input/output pin.
							I	U3_RXD — Receiver input for USART3.
P9_5	M9	L7	-	69	[2]	N;	-	R — Function reserved.
						PU	0	MCOA1 — Motor control PWM channel 1, output A.
							0	USB1_PPWR — VBUS drive signal (towards external charge
								pump or power management unit); indicates that VBUS must be driven (active high).
								Add a pull-down resistor to disable the power switch at reset. This signal has opposite polarity compared to the USB_PPWR used on other NXP LPC parts.
							-	R — Function reserved.
							I/O	GPIO5[18] — General purpose digital input/output pin.
							0	ENET_TXD3 — Ethernet transmit data 3 (MII interface).
							I/O	SGPIO3 — General purpose digital input/output pin.
							0	U0_TXD — Transmitter output for USART0.

Table 3. Pin description ...continued

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See <u>Table 2</u>.

32-bit ARM Cortex-M4/M0 microcontroller

Symbol					are	a		Peserintian
Symbol	56	180	100	4		state		Description
	GA2	3GA	3GA	FP		set s	e	
	LB	Ë	Ë	La		E E	Typ	
P9_6	L11	M9	-	72	[2]	N;	I/O	GPIO4[11] — General purpose digital input/output pin.
						PU	0	MCOB1 — Motor control PWM channel 1, output B.
							I	USB1_PWR_FAULT — USB1 Port power fault signal indicating over-current condition; this signal monitors over-current on the USB1 bus (external circuitry required to detect over-current condition).
							-	R — Function reserved.
							-	R — Function reserved.
							I	ENET_COL — Ethernet Collision detect (MII interface).
							I/O	SGPI08 — General purpose digital input/output pin.
	1		I	U0_RXD — Receiver input for USART0.				
PA_0	L12	L10	-	-	[2]	N;	-	R — Function reserved.
						PU	-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
							0	I2S1_RX_MCLK — I2S1 receive master clock.
							0	CGU_OUT1 — CGU spare clock output 1.
							-	R — Function reserved.
PA_1	J14	H12	-	-	[3]	N;	I/O	GPIO4[8] — General purpose digital input/output pin.
						PU	I	QEI_IDX — Quadrature Encoder Interface INDEX input.
							-	R — Function reserved.
							0	U2_TXD — Transmitter output for USART2.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
PA_2	K15	J13	-	-	[3]	N;	I/O	GPIO4[9] — General purpose digital input/output pin.
						PU	I	QEI_PHB — Quadrature Encoder Interface PHB input.
							-	R — Function reserved.
							I	U2_RXD — Receiver input for USART2.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.

Table 3. Pin description ...continued

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

32-bit ARM Cortex-M4/M0 microcontroller

	,300, a				are	ava		Description
Symbol	256	V180	100	44		state		Description
	GA	BG∕	BG∕	FP1		set	e	
	LB	H H	Ц	LQ		Ξ	L <u>7</u>	
PE_7	F15	-	-	-	[2]	N;	-	R — Function reserved.
						PU	0	CTOUT_5 — SCTimer/PWM output 5. Match output 3 of timer 3.
							I	U1_CTS — Clear to Send input for UART1.
							I/O	EMC_D26 — External memory data line 26.
							I/O	GPI07[7] — General purpose digital input/output pin.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
PE_8	F14	-	-	-	[2]	N;	-	R — Function reserved.
						PU	0	CTOUT_4 — SCTimer/PWM output 4. Match output 3 of timer 3.
							I	U1_DSR — Data Set Ready input for UART 1.
							I/O	EMC_D27 — External memory data line 27.
							I/O	GPIO7[8] — General purpose digital input/output pin.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
PE_9	E16	-	-	-	[2]	N;	-	R — Function reserved.
						PU	I	CTIN_4 — SCTimer/PWM input 4. Capture input 2 of timer 1.
							I	U1_DCD — Data Carrier Detect input for UART 1.
							I/O	EMC_D28 — External memory data line 28.
							I/O	GPIO7[9] — General purpose digital input/output pin.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
PE_10	E14	-	-	-	[2]	N;	-	R — Function reserved.
						PU	I	CTIN_3 — SCTimer/PWM input 3. Capture input 1 of timer 1.
							0	U1_DTR — Data Terminal Ready output for UART 1. Can also be configured to be an RS-485/EIA-485 output enable signal for UART 1.
							I/O	EMC_D29 — External memory data line 29.
							I/O	GPIO7[10] — General purpose digital input/output pin.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.

Table 3. Pin description ...continued

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

32-bit ARM Cortex-M4/M0 microcontroller

7.14 One-Time Programmable (OTP) memory

The OTP provides 64 bit + 256 bit One-Time Programmable (OTP) memory for general-purpose use.

7.15 General-Purpose I/O (GPIO)

The LPC4350/30/20/10 provide eight GPIO ports with up to 31 GPIO pins each.

Device pins that are not connected to a specific peripheral function are controlled by the GPIO registers. Pins may be dynamically configured as inputs or outputs. Separate registers allow setting or clearing any number of outputs simultaneously. The value of the output register may be read back as well as the current state of the port pins.

All GPIO pins default to inputs with pull-up resistors enabled and input buffer disabled on reset. The input buffer must be turned on in the system control block SFS register before the GPIO input can be read.

7.15.1 Features

- Accelerated GPIO functions:
 - GPIO registers are located on the AHB so that the fastest possible I/O timing can be achieved.
 - Mask registers allow treating sets of port bits as a group, leaving other bits unchanged.
 - All GPIO registers are byte and half-word addressable.
 - Entire port value can be written in one instruction.
- Bit-level set and clear registers allow a single instruction set or clear of any number of bits in one port.
- Direction control of individual bits.
- Up to eight GPIO pins can be selected from all GPIO pins to create an edge- or level-sensitive GPIO interrupt request (GPIO interrupts).
- Two GPIO group interrupts can be triggered by any pin or pins in each port (GPIO group0 and group1 interrupts).

7.16 Configurable digital peripherals

7.16.1 State Configurable Timer (SCTimer/PWM) subsystem

The SCTimer/PWM allows a wide variety of timing, counting, output modulation, and input capture operations. The inputs and outputs of the SCTimer/PWM are shared with the capture and match inputs/outputs of the 32-bit general-purpose counter/timers.

The SCTimer/PWM can be configured as two 16-bit counters or a unified 32-bit counter. In the two-counter case, in addition to the counter value the following operational elements are independent for each half:

- State variable
- Limit, halt, stop, and start conditions
- · Values of Match/Capture registers, plus reload or capture control values

LPC4350 30 20 10

32-bit ARM Cortex-M4/M0 microcontroller

- Supports auto USB 2.0 mode discovery.
- Supports all high-speed USB-compliant peripherals if connected to external ULPI PHY.
- Supports all full-speed USB-compliant peripherals.
- Supports interrupts.
- This module has its own, integrated DMA engine.
- USB interface electrical test software included in ROM USB stack.

7.17.7 LCD controller

Remark: The LCD controller is available on LPC4350 only. See <u>Table 2</u>.

The LCD controller provides all of the necessary control signals to interface directly to various color and monochrome LCD panels. Both STN (single and dual panel) and TFT panels can be operated. The display resolution is selectable and can be up to 1024×768 pixels. Several color modes are provided, up to a 24-bit true-color non-palettized mode. An on-chip 512 byte color palette allows reducing bus utilization (that is, memory size of the displayed data) while still supporting many colors.

The LCD interface includes its own DMA controller to allow it to operate independently of the CPU and other system functions. A built-in FIFO acts as a buffer for display data, providing flexibility for system timing. Hardware cursor support can further reduce the amount of CPU time required to operate the display.

7.17.7.1 Features

- AHB master interface to access frame buffer.
- Setup and control via a separate AHB slave interface.
- Dual 16-deep programmable 64-bit wide FIFOs for buffering incoming display data.
- Supports single and dual-panel monochrome Super Twisted Nematic (STN) displays with 4-bit or 8-bit interfaces.
- Supports single and dual-panel color STN displays.
- Supports Thin Film Transistor (TFT) color displays.
- Programmable display resolution including, but not limited to: 320×200 , 320×240 , 640×200 , 640×240 , 640×480 , 800×600 , and 1024×768 .
- Hardware cursor support for single-panel displays.
- 15 gray-level monochrome, 3375 color STN, and 32 K color palettized TFT support.
- 1, 2, or 4 bits-per-pixel (bpp) palettized displays for monochrome STN.
- 1, 2, 4, or 8 bpp palettized color displays for color STN and TFT.
- 16 bpp true-color non-palettized for color STN and TFT.
- 24 bpp true-color non-palettized for color TFT.
- Programmable timing for different display panels.
- 256 entry, 16-bit palette RAM, arranged as a 128 × 32-bit RAM.
- Frame, line, and pixel clock signals.
- AC bias signal for STN, data enable signal for TFT panels.
- Supports little and big-endian, and Windows CE data formats.

32-bit ARM Cortex-M4/M0 microcontroller

7.19 Counter/timers and motor control

7.19.1 General purpose 32-bit timers/external event counters

The LPC4350/30/20/10 include four 32-bit timer/counters. The timer/counter is designed to count cycles of the system derived clock or an externally-supplied clock. It can optionally generate interrupts, generate timed DMA requests, or perform other actions at specified timer values, based on four match registers. Each timer/counter also includes two capture inputs to trap the timer value when an input signal transitions, optionally generating an interrupt.

7.19.1.1 Features

- A 32-bit timer/counter with a programmable 32-bit prescaler.
- Counter or timer operation.
- Two 32-bit capture channels per timer, that can take a snapshot of the timer value when an input signal transitions. A capture event can also generate an interrupt.
- Four 32-bit match registers that allow:
 - Continuous operation with optional interrupt generation on match.
 - Stop timer on match with optional interrupt generation.
 - Reset timer on match with optional interrupt generation.
- Up to four external outputs corresponding to match registers, with the following capabilities:
 - Set LOW on match.
 - Set HIGH on match.
 - Toggle on match.
 - Do nothing on match.
- Up to two match registers can be used to generate timed DMA requests.

7.19.2 Motor control PWM

The motor control PWM is a specialized PWM supporting 3-phase motors and other combinations. Feedback inputs are provided to automatically sense rotor position and use that information to ramp speed up or down. An abort input causes the PWM to release all motor drive outputs immediately. At the same time, the motor control PWM is highly configurable for other generalized timing, counting, capture, and compare applications.

7.19.3 Quadrature Encoder Interface (QEI)

A quadrature encoder, also known as a 2-channel incremental encoder, converts angular displacement into two pulse signals. By monitoring both the number of pulses and the relative phase of the two signals, the user code can track the position, direction of rotation, and velocity. In addition, a third channel, or index signal, can be used to reset the position counter. The quadrature encoder interface decodes the digital pulses from a quadrature encoder wheel to integrate position over time and determine direction of rotation. In addition, the QEI can capture the velocity of the encoder wheel.

7.19.3.1 Features

• Tracks encoder position.

32-bit ARM Cortex-M4/M0 microcontroller

Symbol	Parameter	Conditions		Min	Typ <u>[1]</u>	Max	Unit
V _{OH}	HIGH-level output voltage	$I_{OH} = -6 \text{ mA}$		$V_{DD(IO)} - 0.4$	-	-	V
V _{OL}	LOW-level output voltage	I _{OL} = 6 mA		-	-	0.4	V
I _{OH}	HIGH-level output current	$V_{OH} = V_{DD(IO)} - 0.4 V$		-6	-	-	mA
I _{OL}	LOW-level output current	V _{OL} = 0.4 V		6	-	-	mA
I _{OHS}	HIGH-level short-circuit output current	drive HIGH; connected to ground	[12]	-	-	86.5	mA
I _{OLS}	LOW-level short-circuit output current	drive LOW; connected to $V_{DD(IO)}$	[12]	-	-	76.5	mA
I _{pd}	pull-down current	V ₁ = 5 V	[14][15] [16]	-	93	-	μA
I _{pu}	pull-up current	$V_1 = 0 V$	[14][15] [16]	-	-62	-	μA
		$V_{DD(IO)} < V_I \le 5 V$		-	10	-	μA
R _s	series resistance	on I/O pins with analog function; analog function enabled			200		Ω
I/O pins - h	igh drive strength	+	-!				
CI	input capacitance			-	-	5.2	pF
ILL	LOW-level leakage current	$V_1 = 0 V$; on-chip pull-up resistor disabled		-	3	-	nA
I _{LH}	HIGH-level leakage current	$V_I = V_{DD(IO)}$; on-chip pull-down resistor disabled		-	3	-	nA
		V _I = 5 V		-	-	20	nA
I _{OZ}	OFF-state output current	$V_O = 0 V$ to $V_{DD(IO)}$; on-chip pull-up/down resistors disabled; absolute value		-	3	-	nA
VI	input voltage	pin configured to provide a digital function;					
		$V_{DD(IO)} \ge 2.2 \text{ V}$		0	-	5.5	V
		$V_{DD(IO)} = 0 V$		0	-	3.6	V
Vo	output voltage	output active		0	-	V _{DD(IO)}	V
V _{IH}	HIGH-level input voltage			$0.7\times V_{DD(IO)}$	-	5.5	V
V _{IL}	LOW-level input voltage			0	-	$0.3 \times V_{DD(IO)}$	V
V _{hys}	hysteresis voltage			$0.1 \times V_{DD(IO)}$	-	-	V
I _{pd}	pull-down current	$V_{I} = V_{DD(IO)}$	[14][15] [16]	-	62	-	μA

Table 10. Static characteristics ...continued

 $T_{amb} = -40$ °C to +85 °C, unless otherwise specified.

32-bit ARM Cortex-M4/M0 microcontroller





11.10 USART interface

Table 23. USART dynamic characteristics

 $T_{amb} = -40$ °C to 85 °C; 2.2 V $\leq V_{DD(REG)(3V3)} \leq 3.6$ V; 2.7 V $\leq V_{DD(IO)} \leq 3.6$ V; C_L = 20 pF. EHS = 1 for all pins. Simulated values.

Symbol	Parameter	Min	Max	Unit									
USART master (ii	JSART master (in synchronous mode)												
t _{su(D)}	data input set-up time	26.6	-	ns									
t _{h(D)}	data input hold time	0	-	ns									
t _{v(Q)}	data output valid time	0	8.8	ns									
USART slave (in s	synchronous mode)	I											
t _{su(D)}	data input set-up time	1.2	-	ns									
t _{h(D)}	data input hold time	0.4	-	ns									
t _{v(Q)}	data output valid time	5.5	24	ns									

32-bit ARM Cortex-M4/M0 microcontroller

11.16 USB interface

Table 30. Dynamic characteristics: USB0 and USB1 pins (full-speed)

 $C_L = 50 \text{ pF}; R_{pu} = 1.5 \text{ k}\Omega \text{ on } D+ \text{ to } V_{DD(IO)}; 3.0 \text{ V} \le V_{DD(IO)} \le 3.6 \text{ V}.$

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
t _r	rise time	10 % to 90 %		4	-	20	ns
t _f	fall time	10 % to 90 %		4	-	20	ns
t _{FRFM}	differential rise and fall time matching	t _r / t _f		90	-	111.11	%
V _{CRS}	output signal crossover voltage			1.3	-	2.0	V
t _{FEOPT}	source SE0 interval of EOP	see Figure 37		160	-	175	ns
t _{FDEOP}	source jitter for differential transition to SE0 transition	see Figure 37		-2	-	+5	ns
t _{JR1}	receiver jitter to next transition			-18.5	-	+18.5	ns
t _{JR2}	receiver jitter for paired transitions	10 % to 90 %		-9	-	+9	ns
t _{EOPR1}	EOP width at receiver	must reject as EOP; see Figure 37	[1]	40	-	-	ns
t _{EOPR2}	EOP width at receiver	must accept as EOP; see Figure 37	<u>[1]</u>	82	-	-	ns

[1] Characterized but not implemented as production test. Guaranteed by design.

Remark: If only USB0 (HS USB) is used, the pins VDDREG and VDDIO can be at different voltages within the operating range but should have the same ramp up time. If USB1(FS USB) is used, the pins VDDREG and VDDIO should be a minimum of 3.0 V and be tied together.



32-bit ARM Cortex-M4/M0 microcontroller

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
High-spe	ed mode	-	I	1			
P _{cons}	power consumption		[2]	-	68	-	mW
I _{DDA(3V3)}	analog supply current (3.3 V)	on pin USB0_VDDA3V3_DRIVER;	[3]				
		total supply current		-	18	-	mA
		during transmit		-	31	-	mA
		during receive		-	14	-	mA
		with driver tri-stated		-	14	-	mA
I _{DDD}	digital supply current			-	7	-	mA
Full-spee	ed/low-speed mode			1			
P _{cons}	power consumption		[2]	-	15	-	mW
I _{DDA(3V3)}	analog supply current (3.3 V)	on pin USB0_VDDA3V3_DRIVER;					
		total supply current		-	3.5	-	mA
		during transmit		-	5	-	mA
		during receive		-	3	-	mA
		with driver tri-stated		-	3	-	mA
I _{DDD}	digital supply current			-	3	-	mA
Suspend	mode		I	4		-	
I _{DDA(3V3)}	analog supply current (3.3 V)			-	24	-	μA
		with driver tri-stated		-	24	-	μA
		with OTG functionality enabled		-	3	-	mA
I _{DDD}	digital supply current			-	30	-	μA
VBUS de	etector outputs		I	4		-	
V _{th}	threshold voltage	for VBUS valid		4.4	-	-	V
		for session end		0.2	-	0.8	V
		for A valid		0.8	-	2	V
		for B valid		2	-	4	V
V _{hys}	hysteresis voltage	for session end		-	150	10	mV
		A valid		-	200	10	mV
		B valid		-	200	10	mV

Table 31. Static characteristics: USB0 PHY pins^[1]

[1] Characterized but not implemented as production test.

[2] Total average power consumption.

[3] The driver is active only 20 % of the time.

11.17 Ethernet

Remark: The timing characteristics of the ENET_MDC and ENET_MDIO signals comply with the *IEEE standard 802.3*.

32-bit ARM Cortex-M4/M0 microcontroller



Fig 53. Package outline of the TFBGA100 package

All information provided in this document is subject to legal disclaimers.

LPC4350 30 20 10

32-bit ARM Cortex-M4/M0 microcontroller

15. Soldering



© NXP Semiconductors N.V. 2016. All rights reserved.

32-bit ARM Cortex-M4/M0 microcontroller

Document ID	Release date	Data sheet status	Change notice	Supersedes		
Modifications:	 Parameter C₁ corrected for high-drive pins (changed from 2 pF to 5.2 pF). See Table 10. 					
	 Table 19 "Dynamic characteristic: I/O pins[1]" added. 					
	 IRC accuracy changed from 1 % to 1.5 % over the full temperature range. See Table 17 "Dynamic characteristic: IRC oscillator". 					
	 Description of internal pull-up resistor configuration added for RESET, WAKEUPn, and ALARM pins.See Table 3. 					
	Descriptio	Description of DEBUG pin updated.				
	• Input range for PLL1 corrected: 1 MHz to 25 MHz. See Section 7.22.7 "System PLL1".					
	 Section 13.7 "Suggested USB interface solutions" added. 					
	 SSP master mode timing diagram updated with SSEL timing parameters. See Figure 31 "SSP master mode timing (SPI mode)". 					
	\bullet Parameters $t_{\text{lead}},t_{\text{lag}},\text{and}t_{\text{d}}$ added in Table 23 "Dynamic characteristics: SSP pins in SPI mode".					
	 Reset state of the RTC alarm pin RTC_ALARM added. See Table 3. 					
	 SRAM location for parts LPC4320 corrected in Figure 7. 					
	 IEEE standard 802.3 compliance added to Section 11.16. Covers Ethernet dynamic characteristics of ENET_MDIO and ENET_MDC signals.\ 					
	 Signal polarity of EMC_CKEOUT and EMC_DQMOUT corrected. Both signals are active HIGH. 					
	•					
	 Parameter t_{CSLWEL} with condition PB = 1 corrected: (WAITWEN + 1) × T_{cy(clk)} added. See Table 26 "Dynamic characteristics: Static asynchronous external memory interface". 					
	 Parameter t_{CSLBLSL} with condition PB = 0 corrected: (WAITWEN + 1) × T_{cy(clk)} added. See Table 26 "Dynamic characteristics: Static asynchronous external memory interface". 					
LPC4350_30_20_10 v.4.1	20131211	Product data sheet	-	LPC4350_30_20_10 v.4		
Modifications:	Descriptio	n of RESET pin updated in Ta	able 3.	I		
	 Layout of local SRAM at address 0x1008 0000 clarified in Figure 7 "LPC4350/30/20/10 Memory mapping (overview)". 					
	 Maximum value for V_{i(RMS)} added in Section 13.3 "RTC oscillator". 					
	 V_O for RTC_ALARM pin added in Table 10. 					
	 RTC_ALARM and WAKEUPn pins added to Table 10. 					
	 Table note 9 added in Table 10. 					
	Timing parameters in Table 31 "Dynamic characteristics: SD/MMC" corrected.					
	 Band gap characteristics removed. 					
	OTP mem	TP memory size available for general purpose use corrected. art LPC4350FBD208 removed.				
	Part LPC4					
LPC4350_30_20_10 v.4	20130326	Product data sheet	-	LPC4350_30_20_10 v.3.7		

 Table 44.
 Revision history ...continued

32-bit ARM Cortex-M4/M0 microcontroller

Document ID	Release date	Data sheet status	Change notice	Supersedes		
	 Parameter I_{LH} (High-level leakage current) for condition V_I = 5 V changed to 20 nA (max). See Table 10. Parameter V_{DDA(3V3)} added for pins USB0_VDDA3V3_DRIVER and USB0_VDDA3V3 in Table 10. SPI timing data added. See Table 22. SGPIO timing data added. See Table 23. 					
	 SPI and SGPIO peripheral power consumption added in Table 11. 					
	 Data sheet status changed to Product data sheet. 					
	 Corrected max voltage on pins USB0_DP, USB0_DM, USB0_VBUS, USB1_DP, and USB1_DM in Table 6 and Table 10 to be consistent with USB specifications. 					
LPC4350_30_20_10 v.3.7	20130131	Preliminary data sheet	-	LPC4350_30_20_10 v.3.6		
Modifications:	ons: • SGPIO and SPI location corrected in Figure 1.					
	 SGPIO-to- 	MA connection corrected in Figure 7.				
	 Power consumption in active mode corrected. See parameter I_{DD(REG)(3V3)} in Table 10 and graphs Figure 12, Figure 13, and Figure 14. 					
	 Parameter name I_{DD(ADC)} changed to I_{DDA} in Table 10. 					
	 Figure 21 "Band gap voltage for different temperatures and process conditions" and Table 13 "Band gap characteristics" corrected. 					
	 Added note to limit data in Table 24 "Dynamic characteristics: Static asynchronous external memory interface" to single memory accesses. 					
	 Value of parameter I_{DD(REG)(3V3)} in deep power-down increased to 0.03 µA in Table 10. 					
	 Value of p 	Value of parameter $I_{\text{DD}(\text{IO})}$ in deep power-down increased to 0.05 μA in Table 10.				
LPC4350_30_20_10 v.3.6	20121119	Preliminary data sheet	-	LPC4350_30_20_10 v.3.5		
Modifications:	lifications: • Table 13 "Band gap characteristics" added.					
	 Power consumption for M0 core added in Table 11 "Peripheral power consumption". Section 7.22.10 "Power Management Controller (PMC)" added. 					
	 Table 10, added Table note 2: "Dynamic characteristics for peripherals are provided for V_{DD(REG)(3V3)} ≥ 2.7 V." 					
	 Description of ADC pins on digital/analog input pins changed. Each input to the ADC is connected to ADC0 and ADC1. See Table 3. 					
	 Use of C_CAN peripheral restricted in Section 2. 					
	 ADC channels limited to a total of 8 channels shared between ADC0 and ADC1. 					
	Minimum	• Minimum value for parameter V _{IL} changed to 0 V in Table 10 "Static characteristics".				
LPC4350_30_20_10 v.3.5	20121011	Preliminary data sheet	-	LPC4350_30_20_10 v.3.4		

 Table 44.
 Revision history ...continued

32-bit ARM Cortex-M4/M0 microcontroller

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b)

20. Contact information

whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

19.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. I²C-bus — logo is a trademark of NXP B.V.

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com