



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M4/M0
Core Size	32-Bit Dual-Core
Speed	204MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I ² C, IrDA, Microwire, SD, SPI, SSI, SSP, UART/USART, USB, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I ² S, Motor Control PWM, POR, PWM, WDT
Number of I/O	83
Program Memory Size	-
Program Memory Type	ROMIess
EEPROM Size	-
RAM Size	264K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	A/D 8x10b; D/A 1x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc4330fbd144-551

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

32-bit ARM Cortex-M4/M0 microcontroller

	USBU, 8	ana US	Bitun	ctions	are		allable	e on all parts. See <u>Table 2</u> .
Symbol	LBGA256	TFBGA180	TFBGA100	LQFP144		Reset state [1]	Type	Description
P1_16	M7	L5	H9	64	[2]	N;	I/O	GPIO0[3] — General purpose digital input/output pin.
						PU	Ι	U2_RXD — Receiver input for USART2.
							I/O	SGPIO3 — General purpose digital input/output pin.
							Ι	ENET_CRS — Ethernet Carrier Sense (MII interface).
							0	T0_MAT0 — Match output 0 of timer 0.
							-	R — Function reserved.
							-	R — Function reserved.
							I	ENET_RX_DV — Ethernet Receive Data Valid (RMII/MII interface).
P1_17	M8	L6	H10	66	[3]	N;	I/O	GPIO0[12] — General purpose digital input/output pin.
						PU	I/O	U2_UCLK — Serial clock input/output for USART2 in synchronous mode.
							-	R — Function reserved.
							I/O	ENET_MDIO — Ethernet MIIM data input and output.
							Ι	T0_CAP3 — Capture input 3 of timer 0.
							0	CAN1_TD — CAN1 transmitter output.
							I/O	SGPI011 — General purpose digital input/output pin.
							-	R — Function reserved.
P1_18	N12	N10	J10	67	[2]	N;	I/O	GPIO0[13] — General purpose digital input/output pin.
						PU	I/O	U2_DIR — RS-485/EIA-485 output enable/direction control for USART2.
							-	R — Function reserved.
							0	ENET_TXD0 — Ethernet transmit data 0 (RMII/MII interface).
							0	T0_MAT3 — Match output 3 of timer 0.
							Ι	CAN1_RD — CAN1 receiver input.
							I/O	SGPI012 — General purpose digital input/output pin.
							-	R — Function reserved.
P1_19	M11	N9	K9	68	[2]	N; PU	1	ENET_TX_CLK (ENET_REF_CLK) — Ethernet Transmit Clock (MII interface) or Ethernet Reference Clock (RMII interface).
							I/O	SSP1_SCK — Serial clock for SSP1.
							-	R — Function reserved.
							-	R — Function reserved.
							0	CLKOUT — Clock output pin.
							-	R — Function reserved.
							0	I2S0_RX_MCLK — I2S receive master clock.
							I/O	I2S1_TX_SCK — Transmit Clock. It is driven by the master and received by the slave. Corresponds to the signal SCK in the I ² S-bus specification.

Table 3. Pin description ...continued

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See <u>Table 2</u>.

32-bit ARM Cortex-M4/M0 microcontroller

Symbol	LBGA256	TFBGA180	TFBGA100	LQFP144		Reset state	Type	Description
P5_6	T13	M11	-	63	[2]	N;	I/O	GPIO2[15] — General purpose digital input/output pin.
						PU	0	MCOB1 — Motor control PWM channel 1, output B.
							I/O	EMC_D10 — External memory data line 10.
							-	R — Function reserved.
							0	U1_TXD — Transmitter output for UART 1.
							0	T1_MAT2 — Match output 2 of timer 1.
							-	R — Function reserved.
							-	R — Function reserved.
P5_7			I/O	GPIO2[7] — General purpose digital input/output pin.				
						PU	0	MCOA2 — Motor control PWM channel 2, output A.
							I/O	EMC_D11 — External memory data line 11.
							-	R — Function reserved.
							I	U1_RXD — Receiver input for UART 1.
							0	T1_MAT3 — Match output 3 of timer 1.
							-	R — Function reserved.
							-	R — Function reserved.
P6_0	M12	M10	0 H7	73	[2]	N; PU	-	R — Function reserved.
							0	I2S0_RX_MCLK — I2S receive master clock.
							-	R — Function reserved.
							-	R — Function reserved.
							I/O	I2S0_RX_SCK — Receive Clock. It is driven by the master and received by the slave. Corresponds to the signal SCK in the <i>I</i> ² S-bus specification.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
P6_1	R15	P14	G5	74	[2]	N;	I/O	GPIO3[0] — General purpose digital input/output pin.
						PU	0	EMC_DYCS1 — SDRAM chip select 1.
							I/O	U0_UCLK — Serial clock input/output for USART0 in synchronous mode.
							I/O	I2S0_RX_WS — Receive Word Select. It is driven by the master and received by the slave. Corresponds to the signal WS in the PS -bus specification.
							-	R — Function reserved.
							I	T2_CAP0 — Capture input 2 of timer 2.
							-	R — Function reserved.
							-	R — Function reserved.

Table 3. Pin description ...continued

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See <u>Table 2</u>.

Product data sheet

© NXP Semiconductors N.V. 2016. All rights reserved.

32-bit ARM Cortex-M4/M0 microcontroller

Symbol	LBGA256	TFBGA180	TFBGA100	LQFP144		Reset state	Type	Description
PC_11	L5	-	-	-	[2]	N;	-	R — Function reserved.
						PU	I	USB1_ULPI_DIR — ULPI link DIR signal. Controls the ULPI data line direction.
							I	U1_DCD — Data Carrier Detect input for UART 1.
							-	R — Function reserved.
							I/O	GPIO6[10] — General purpose digital input/output pin.
							-	R — Function reserved.
							-	R — Function reserved.
							I/O	SD_DAT4 — SD/MMC data bus line 4.
PC_12	L6	-	-	-	[2]	N;	-	R — Function reserved.
	PU		PU	-	R — Function reserved.			
							0	U1_DTR — Data Terminal Ready output for UART 1. Can also be configured to be an RS-485/EIA-485 output enable signal for UART 1.
							-	R — Function reserved.
							I/O	GPIO6[11] — General purpose digital input/output pin.
							I/O	SGPI011 — General purpose digital input/output pin.
							I/O	I2S0_TX_SDA — I2S transmit data. It is driven by the transmitter and read by the receiver. Corresponds to the signal SD in the <i>I</i> ² S-bus specification.
							I/O	SD_DAT5 — SD/MMC data bus line 5.
PC_13	M1	-	-	-	[2]	N;	-	R — Function reserved.
						PU	-	R — Function reserved.
							0	U1_TXD — Transmitter output for UART 1.
							-	R — Function reserved.
							I/O	GPIO6[12] — General purpose digital input/output pin.
							I/O	SGPIO12 — General purpose digital input/output pin.
							I/O	I2S0_TX_WS — Transmit Word Select. It is driven by the master and received by the slave. Corresponds to the signal WS in the PS -bus specification.
							I/O	SD_DAT6 — SD/MMC data bus line 6.
PC_14	N1	-	-	-	[2]	N;	-	R — Function reserved.
						PU	-	R — Function reserved.
							I	U1_RXD — Receiver input for UART 1.
							-	R — Function reserved.
							I/O	GPIO6[13] — General purpose digital input/output pin.
							I/O	SGPI013 — General purpose digital input/output pin.
							0	ENET_TX_ER — Ethernet Transmit Error (MII interface).
							I/O	SD_DAT7 — SD/MMC data bus line 7.

Table 3. Pin description ... continued

LPC4350_30_20_10

43 of 158

32-bit ARM Cortex-M4/M0 microcontroller

Symbol	LBGA256	TFBGA180	TFBGA100	LQFP144		Reset state	Type	Description
PD_4	T2	-	-	-	[2]	N;	-	R — Function reserved.
						PU	0	CTOUT_8 — SCTimer/PWM output 8. Match output 0 of timer 2.
							I/O	EMC_D18 — External memory data line 18.
							-	R — Function reserved.
							I/O	GPIO6[18] — General purpose digital input/output pin.
							-	R — Function reserved.
							-	R — Function reserved.
							I/O	SGPI08 — General purpose digital input/output pin.
PD_5	P6	-	-	-	[2]	N;	-	R — Function reserved.
						PU	0	CTOUT_9 — SCTimer/PWM output 9. Match output 3 of timer 3.
							I/O	EMC_D19 — External memory data line 19.
							-	R — Function reserved.
							I/O	GPIO6[19] — General purpose digital input/output pin.
							-	R — Function reserved.
							-	R — Function reserved.
							I/O	SGPI09 — General purpose digital input/output pin.
PD_6	R6	-	-	-	[2]	N;	-	R — Function reserved.
						PU	0	CTOUT_10 — SCTimer/PWM output 10. Match output 3 of timer 3.
							I/O	EMC_D20 — External memory data line 20.
							-	R — Function reserved.
							I/O	GPIO6[20] — General purpose digital input/output pin.
							-	R — Function reserved.
							-	R — Function reserved.
							I/O	SGPIO10 — General purpose digital input/output pin.
PD_7	T6	-	-	-	[2]	N;	-	R — Function reserved.
						PU	I	CTIN_5 — SCTimer/PWM input 5. Capture input 2 of timer 2.
							I/O	EMC_D21 — External memory data line 21.
							-	R — Function reserved.
							I/O	GPIO6[21] — General purpose digital input/output pin.
							-	R — Function reserved.
							-	R — Function reserved.
							I/O	SGPIO11 — General purpose digital input/output pin.

Table 3. Pin description ...continued

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

32-bit ARM Cortex-M4/M0 microcontroller

Symbol	LBGA256	TFBGA180	TFBGA100	LQFP144		Reset state	Type	Description
PE_15	E13	-	-	-	[2]	N;	-	R — Function reserved.
						PU	0	CTOUT_0 — SCTimer/PWM output 0. Match output 0 of timer 0.
							I/O	I2C1_SCL — I ² C1 clock input/output (this pin does not use a specialized I2C pad).
							0	EMC_CKEOUT3 — SDRAM clock enable 3.
							I/O	GPI07[15] — General purpose digital input/output pin.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
PF_0	D12	2 -	-	-	[2]	O; PU	I/O	SSP0_SCK — Serial clock for SSP0.
						PU	I	GP_CLKIN — General-purpose clock input to the CGU.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
							0	I2S1_TX_MCLK — I2S1 transmit master clock.
PF_1	E11	-	-	-	[2]	N; PU	-	R — Function reserved.
						PU	-	R — Function reserved.
							I/O	SSP0_SSEL — Slave Select for SSP0.
							-	R — Function reserved.
							I/O	GPIO7[16] — General purpose digital input/output pin.
							-	R — Function reserved.
							I/O	SGPIO0 — General purpose digital input/output pin.
							-	R — Function reserved.
PF_2	D11	-	-	-	[2]	N;	-	R — Function reserved.
						PU	0	U3_TXD — Transmitter output for USART3.
							I/O	SSP0_MISO — Master In Slave Out for SSP0.
							-	R — Function reserved.
							I/O	GPI07[17] — General purpose digital input/output pin.
							-	R — Function reserved.
				I/O	SGPIO1 — General purpose digital input/output pin.			
							-	R — Function reserved.

Table 3. Pin description ...continued

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

32-bit ARM Cortex-M4/M0 microcontroller

7.14 One-Time Programmable (OTP) memory

The OTP provides 64 bit + 256 bit One-Time Programmable (OTP) memory for general-purpose use.

7.15 General-Purpose I/O (GPIO)

The LPC4350/30/20/10 provide eight GPIO ports with up to 31 GPIO pins each.

Device pins that are not connected to a specific peripheral function are controlled by the GPIO registers. Pins may be dynamically configured as inputs or outputs. Separate registers allow setting or clearing any number of outputs simultaneously. The value of the output register may be read back as well as the current state of the port pins.

All GPIO pins default to inputs with pull-up resistors enabled and input buffer disabled on reset. The input buffer must be turned on in the system control block SFS register before the GPIO input can be read.

7.15.1 Features

- Accelerated GPIO functions:
 - GPIO registers are located on the AHB so that the fastest possible I/O timing can be achieved.
 - Mask registers allow treating sets of port bits as a group, leaving other bits unchanged.
 - All GPIO registers are byte and half-word addressable.
 - Entire port value can be written in one instruction.
- Bit-level set and clear registers allow a single instruction set or clear of any number of bits in one port.
- Direction control of individual bits.
- Up to eight GPIO pins can be selected from all GPIO pins to create an edge- or level-sensitive GPIO interrupt request (GPIO interrupts).
- Two GPIO group interrupts can be triggered by any pin or pins in each port (GPIO group0 and group1 interrupts).

7.16 Configurable digital peripherals

7.16.1 State Configurable Timer (SCTimer/PWM) subsystem

The SCTimer/PWM allows a wide variety of timing, counting, output modulation, and input capture operations. The inputs and outputs of the SCTimer/PWM are shared with the capture and match inputs/outputs of the 32-bit general-purpose counter/timers.

The SCTimer/PWM can be configured as two 16-bit counters or a unified 32-bit counter. In the two-counter case, in addition to the counter value the following operational elements are independent for each half:

- State variable
- Limit, halt, stop, and start conditions
- · Values of Match/Capture registers, plus reload or capture control values

LPC4350 30 20 10

32-bit ARM Cortex-M4/M0 microcontroller

• LCD panel clock may be generated from the peripheral clock, or from a clock input pin.

7.17.8 Ethernet

Remark: The Ethernet peripheral is available on parts LPC4350/30. See <u>Table 2</u>.

7.17.8.1 Features

- 10/100 Mbit/s.
- DMA support.
- Power management remote wake-up frame and magic packet detection.
- Supports both full-duplex and half-duplex operation
 - Supports CSMA/CD Protocol for half-duplex operation.
 - Supports IEEE 802.3x flow control for full-duplex operation.
 - Optional forwarding of received pause control frames to the user application in full-duplex operation.
 - Back-pressure support for half-duplex operation.
 - Automatic transmission of zero-quanta pause frame on deassertion of flow control input in full-duplex operation.
- Supports IEEE1588 time stamping and IEEE 1588 advanced time stamping (IEEE 1588-2008 v2).

7.18 Digital serial peripherals

7.18.1 UART1

The LPC4350/30/20/10 contain one UART with standard transmit and receive data lines. UART1 also provides a full modem control handshake interface and support for RS-485/9-bit mode allowing both software address detection and automatic address detection using 9-bit mode.

UART1 includes a fractional baud rate generator. Standard baud rates such as 115200 Bd can be achieved with any crystal frequency above 2 MHz.

7.18.1.1 Features

- Maximum UART data bit rate of 8 MBit/s.
- 16 B Receive and Transmit FIFOs.
- Register locations conform to 16C550 industry standard.
- Receiver FIFO trigger points at 1 B, 4 B, 8 B, and 14 B.
- Built-in fractional baud rate generator covering wide range of baud rates without a need for external crystals of particular values.
- Auto baud capabilities and FIFO control mechanism that enables software flow control implementation.
- Equipped with standard modem interface signals. This module also provides full support for hardware flow control.
- Support for RS-485/9-bit/EIA-485 mode (UART1).

32-bit ARM Cortex-M4/M0 microcontroller

• DMA support.

7.18.2 USART0/2/3

The LPC4350/30/20/10 contain three USARTs. In addition to standard transmit and receive data lines, the USARTs support a synchronous mode.

The USARTs include a fractional baud rate generator. Standard baud rates such as 115200 Bd can be achieved with any crystal frequency above 2 MHz.

7.18.2.1 Features

- Maximum UART data bit rate of 8 MBit/s.
- 16 B Receive and Transmit FIFOs.
- Register locations conform to 16C550 industry standard.
- Receiver FIFO trigger points at 1 B, 4 B, 8 B, and 14 B.
- Built-in fractional baud rate generator covering wide range of baud rates without a need for external crystals of particular values.
- Auto baud capabilities and FIFO control mechanism that enables software flow control implementation.
- Support for RS-485/9-bit/EIA-485 mode.
- USART3 includes an IrDA mode to support infrared communication.
- All USARTs have DMA support.
- Support for synchronous mode at a data bit rate of up to 8 Mbit/s.
- Smart card mode conforming to ISO7816 specification

7.18.3 SPI serial I/O controller

The LPC4350/30/20/10 contain one SPI controller. SPI is a full-duplex serial interface designed to handle multiple masters and slaves connected to a given bus. Only a single master and a single slave can communicate on the interface during a given data transfer. During a data transfer the master always sends 8 bits to 16 bits of data to the slave, and the slave always sends 8 bits to 16 bits of data to the master.

7.18.3.1 Features

- Maximum SPI data bit rate 25 Mbit/s.
- Compliant with SPI specification.
- Synchronous, serial, full-duplex communication.
- Combined SPI master and slave.
- Maximum data bit rate of one eighth of the input clock rate.
- 8 bits to 16 bits per transfer.

7.18.4 SSP serial I/O controller

Remark: The LPC4350/30/20/10 contain two SSP controllers.

The SSP controller can operate on a SPI, 4-wire SSI, or Microwire bus. It can interact with multiple masters and slaves on the bus. Only a single master and a single slave can communicate on the bus during a given data transfer. The SSP supports full-duplex

32-bit ARM Cortex-M4/M0 microcontroller

The I²S-bus provides a standard communication interface for digital audio applications.

The l^2S -bus specification defines a 3-wire serial bus using one data line, one clock line, and one word select signal. The basic l^2S -bus connection has one master, which is always the master, and one slave. The l^2S -bus interface provides a separate transmit and receive channel, each of which can operate as either a master or a slave.

7.18.6.1 Features

- The I²S interface has separate input/output channels, each of which can operate in master or slave mode.
- Capable of handling 8-bit, 16-bit, and 32-bit word sizes.
- Mono and stereo audio data supported.
- The sampling frequency can range from 16 kHz to 192 kHz (16, 22.05, 32, 44.1, 48, 96, 192) kHz.
- Support for an audio master clock.
- Configurable word select period in master mode (separately for I²S-bus input and output).
- Two 8-word FIFO data buffers are provided, one for transmit and one for receive.
- Generates interrupt requests when buffer levels cross a programmable boundary.
- Two DMA requests controlled by programmable buffer levels. The DMA requests are connected to the GPDMA block.
- Controls include reset, stop and mute options separately for I²S-bus input and I²S-bus output.

7.18.7 C_CAN

Remark: The LPC4350/30/20/10 contain two C_CAN controllers.

Controller Area Network (CAN) is the definition of a high performance communication protocol for serial data communication. The C_CAN controller is designed to provide a full implementation of the CAN protocol according to the CAN Specification Version 2.0B. The C_CAN controller can create powerful local networks with low-cost multiplex wiring by supporting distributed real-time control with a high level of reliability.

7.18.7.1 Features

- Conforms to protocol version 2.0 parts A and B.
- Supports bit rate of up to 1 Mbit/s.
- Supports 32 Message Objects.
- Each Message Object has its own identifier mask.
- Provides programmable FIFO mode (concatenation of Message Objects).
- Provides maskable interrupts.
- Supports Disabled Automatic Retransmission (DAR) mode for time-triggered CAN applications.
- Provides programmable loop-back mode for self-test operation.

32-bit ARM Cortex-M4/M0 microcontroller

10. Static characteristics

Table 10. Static characteristics

 $T_{amb} = -40 \ ^{\circ}C$ to +85 $^{\circ}C$, unless otherwise specified.

Symbol	Parameter	Conditions		Min	Typ[1]	Max	Unit
Supply pins							
V _{DD(IO)}	input/output supply voltage			2.2	-	3.6	V
V _{DD(REG)(3V3)}	regulator supply voltage (3.3 V)		[2]	2.2	-	3.6	V
V _{DDA(3V3)}	analog supply voltage	on pin VDDA		2.2	-	3.6	V
	(3.3 V)	on pins USB0_VDDA3V3_ DRIVER and USB0_VDDA3V3		3.0	3.3	3.6	V
V _{BAT}	battery supply voltage		[2]	2.2	-	3.6	V
V _{prog(pf)}	polyfuse programming voltage	on pin VPP (for OTP)	[3]	2.7	-	3.6	V
Iprog(pf)	polyfuse programming current	on pin VPP; OTP programming time ≤ 1.6 ms		-	-	30	mA
I _{DD(REG)(3V3)}	regulator supply current (3.3 V)	Active mode; M0-core in reset; code					
		while(1){}					
		executed from RAM; all peripherals disabled; PLL1 enabled					
		CCLK = 12 MHz	[4]	-	6.6	-	mA
		CCLK = 60 MHz	[4]		25.3	-	mA
		CCLK = 120 MHz	[4]	-	48.4	-	mA
		CCLK = 180 MHz	[4]	-	72.0	-	mA
		CCLK = 204 MHz	[4]	-	81.5	.3 - .4 - .0 -	mA
I _{DD(REG)} (3V3)	regulator supply current (3.3 V)	after WFE/WFI instruction executed from RAM; all peripherals disabled; M0 core in reset					
		sleep mode	[4][5]	-	5.0	-	mA
		deep-sleep mode	[4]	-	30	-	μA
		power-down mode	[4]	-	15	-	μA
		deep power-down mode	[4][6]	-	0.03	-	μΑ
		deep power-down mode; VBAT floating	[4]	-	2	-	μA
I _{BAT}	battery supply current	active mode; V _{BAT} = 3.2 V; V _{DD(REG)(3V3)} = 3.6 V.	[7]	-	0	-	nA

32-bit ARM Cortex-M4/M0 microcontroller

Symbol	Parameter	Conditions		Min	Typ[1]	Max	Unit
Oscillator	pins				L		
V _{i(XTAL1)}	input voltage on pin XTAL1			-0.5	-	1.2	V
V _{o(XTAL2)}	output voltage on pin XTAL2			-0.5	-	1.2	V
C _{io}	input/output capacitance		[17]	-	-	0.8	pF
USB0 pins	[18]			1		I	
VI	input voltage	on pins USB0_DP; USB0_DM; USB0_VBUS					
		$V_{DD(IO)} \ge 2.2 \text{ V}$		0	-	5.25	V
		$V_{DD(IO)} = 0 V$		0	-	3.6	V
R _{pd}	pull-down resistance	on pin USB0_VBUS		48	64	80	kΩ
VIC	common-mode input	high-speed mode		-50	200	500	mV
	voltage	full-speed/low-speed mode		800	-	2500	mV
		chirp mode		-50	-	600	mV
V _{i(dif)}	differential input voltage			100	400	1100	mV
USB1 pins	(USB1_DP/USB1_DM)[18]					H	
I _{OZ}	OFF-state output current	0 V < V _I < 3.3 V	[18]	-	-	±10	μA
V _{BUS}	bus supply voltage		[19]	-	-	5.25	V
V _{DI}	differential input sensitivity voltage	(D+) - (D-)		0.2	-	-	V
V _{CM}	differential common mode voltage range	includes V _{DI} range		0.8	-	2.5	V
V _{th(rs)se}	single-ended receiver switching threshold voltage			0.8	-	2.0	V
V _{OL}	LOW-level output voltage for low-/full-speed	R_L of 1.5 k\Omega to 3.6 V		-	-	0.18	V
V _{OH}	HIGH-level output voltage (driven) for low-/full-speed	R_L of 15 k Ω to GND		2.8	-	3.5	V
C _{trans}	transceiver capacitance	pin to GND		-	-	20	pF
Z _{DRV}	driver output impedance for driver which is not high-speed capable	with 33 Ω series resistor; steady state drive	[20]	36	-	44.1	Ω

Table 10. Static characteristics ... continued

[1] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.

[2] The recommended operating condition for the battery supply is $V_{DD(REG)(3V3)} > V_{BAT} + 0.2$ V. See Figure 18.

Pin VPP should either be not connected (when OTP does not need to be programmed) or tied to pins VDDIO and VDDREG to ensure [3] the same ramp-up time for both supply voltages.

 $\label{eq:VDD(REG)(3V3)} \text{ = } 3.3 \text{ V}; \text{ } \text{V}_{\text{DD}(\text{IO})} \text{ = } 3.3 \text{ V}; \text{ } \text{T}_{\text{amb}} \text{ = } 25 \text{ }^{\circ}\text{C}.$

32-bit ARM Cortex-M4/M0 microcontroller



10.4 Electrical pin characteristics



32-bit ARM Cortex-M4/M0 microcontroller

11.16 USB interface

Table 30. Dynamic characteristics: USB0 and USB1 pins (full-speed)

 $C_L = 50 \text{ pF}; R_{pu} = 1.5 \text{ k}\Omega \text{ on } D+ \text{ to } V_{DD(IO)}; 3.0 \text{ V} \le V_{DD(IO)} \le 3.6 \text{ V}.$

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
t _r	rise time	10 % to 90 %		4	-	20	ns
t _f	fall time	10 % to 90 %		4	-	20	ns
t _{FRFM}	differential rise and fall time matching	t _r / t _f		90	-	111.11	%
V _{CRS}	output signal crossover voltage			1.3	-	2.0	V
t _{FEOPT}	source SE0 interval of EOP	see Figure 37		160	-	175	ns
t _{FDEOP}	source jitter for differential transition to SE0 transition	see <u>Figure 37</u>		-2	-	+5	ns
t _{JR1}	receiver jitter to next transition			-18.5	-	+18.5	ns
t _{JR2}	receiver jitter for paired transitions	10 % to 90 %		-9	-	+9	ns
t _{EOPR1}	EOP width at receiver	must reject as EOP; see Figure 37	[1]	40	-	-	ns
t _{EOPR2}	EOP width at receiver	must accept as EOP; see Figure 37	[1]	82	-	-	ns

[1] Characterized but not implemented as production test. Guaranteed by design.

Remark: If only USB0 (HS USB) is used, the pins VDDREG and VDDIO can be at different voltages within the operating range but should have the same ramp up time. If USB1(FS USB) is used, the pins VDDREG and VDDIO should be a minimum of 3.0 V and be tied together.



NXP Semiconductors

LPC4350/30/20/10

32-bit ARM Cortex-M4/M0 microcontroller



32-bit ARM Cortex-M4/M0 microcontroller

13. Application information

13.1 LCD panel signal usage

Table 38.	LCD panel connections for STN single panel mode
-----------	---

External pin	4-bit mono STN	l single panel	8-bit mono STN	single panel	Color STN single panel		
	LPC43xx pin used	LCD function	LPC43xx pin used	LCD function	LPC43xx pin used	LCD function	
LCD_VD[23:8]	-	-	-	-	-	-	
LCD_VD7	-	-	P8_4	UD[7]	P8_4	UD[7]	
LCD_VD6	-	-	P8_5	UD[6]	P8_5	UD[6]	
LCD_VD5	-	-	P8_6	UD[5]	P8_6	UD[5]	
LCD_VD4	-	-	P8_7	UD[4]	P8_7	UD[4]	
LCD_VD3	P4_2	UD[3]	P4_2	UD[3]	P4_2	UD[3]	
LCD_VD2	P4_3	UD[2]	P4_3	UD[2]	P4_3	UD[2]	
LCD_VD1	P4_4	UD[1]	P4_4	UD[1]	P4_4	UD[1]	
LCD_VD0	P4_1	UD[0]	P4_1	UD[0]	P4_1	UD[0]	
LCD_LP	P7_6	LCDLP	P7_6	LCDLP	P7_6	LCDLP	
LCD_ENAB/ LCDM	P4_6	LCDENAB/ LCDM	P4_6	LCDENAB/ LCDM	P4_6	LCDENAB/ LCDM	
LCD_FP	P4_5	LCDFP	P4_5	LCDFP	P4_5	LCDFP	
LCD_DCLK	P4_7	LCDDCLK	P4_7	LCDDCLK	P4_7	LCDDCLK	
LCD_LE	P7_0	LCDLE	P7_0	LCDLE	P7_0	LCDLE	
LCD_PWR	P7_7	CDPWR	P7_7	LCDPWR	P7_7	LCDPWR	
GP_CLKIN	PF_4	LCDCLKIN	PF_4	LCDCLKIN	PF_4	LCDCLKIN	

Table 39. LCD panel connections for STN dual panel mode

External pin	4-bit mono STI	N dual panel	8-bit mono STN	dual panel	Color STN dual	panel
	LPC43xx pin used	LCD function	LPC43xx pin used	LCD function	LPC43xx pin used	LCD function
LCD_VD[23:16]	-	-	-	-	-	-
LCD_VD15	-	-	PB_4	LD[7]	PB_4	LD[7]
LCD_VD14	-	-	PB_5	LD[6]	PB_5	LD[6]
LCD_VD13	-	-	PB_6	LD[5]	PB_6	LD[5]
LCD_VD12	-	-	P8_3	LD[4]	P8_3	LD[4]
LCD_VD11	P4_9	LD[3]	P4_9	LD[3]	P4_9	LD[3]
LCD_VD10	P4_10	LD[2]	P4_10	LD[2]	P4_10	LD[2]
LCD_VD9	P4_8	LD[1]	P4_8	LD[1]	P4_8	LD[1]
LCD_VD8	P7_5	LD[0]	P7_5	LD[0]	P7_5	LD[0]
LCD_VD7	-	-		UD[7]	P8_4	UD[7]
LCD_VD6	-	-	P8_5	UD[6]	P8_5	UD[6]
LCD_VD5	-	-	P8_6	UD[5]	P8_6	UD[5]
LCD_VD4	-	-	P8_7	UD[4]	P8_7	UD[4]
LCD_VD3	P4_2	UD[3]	P4_2	UD[3]	P4_2	UD[3]

32-bit ARM Cortex-M4/M0 microcontroller



13.6 Reset pin configuration



13.7 Suggested USB interface solutions

The USB device can be connected to the USB as self-powered device (see <u>Figure 48</u>) or bus-powered device (see <u>Figure 49</u>).

All information provided in this document is subject to legal disclaimers.

LPC4350 30 20 10

32-bit ARM Cortex-M4/M0 microcontroller



Fig 53. Package outline of the TFBGA100 package

All information provided in this document is subject to legal disclaimers.

LPC4350 30 20 10

32-bit ARM Cortex-M4/M0 microcontroller

18. Revision history

Table 44. Revision history		-					
Document ID	Release date	Data sheet status	Change notice	Supersedes			
LPC4350_30_20_10 v.4.6	20160314	Product data sheet	-	LPC4350_30_20_10 v.4.5			
Modifications:		 Updated <u>Table 28</u> "Dynamic characteristics: Dynamic external memory interface": Read cycle parameters t_{h(D)} min value is 2.2 ns and max value is "-". 					
LPC4350_30_20_10 v.4.5	20151126	Product data sheet	-	LPC4350_30_20_10 v.4.4			
Modifications:	revision nu Added a ta	 Fixed the revision number on the first page to v.4.5. In v.4.4 of the document, the revision number of the first page was v.4.3 while the document was at v.4.4. Added a table note: The values in the table have been calculated with WAITTURN = 0x0 in STATICWAITTURN register. See Table 27 "Dynamic characteristics: Static 					
	 asynchron Changed factorial Connected Updated Factorial 	 asynchronous external memory interface". Changed footnote 12 in Table 3 "Pin description" with the text: VPP is internally connected to VDDIO for all packages with the exception of the LFBGA256 package. Updated Figure 29 "I2S-bus timing (receive)": for signal I2Sx_RX_WS changed second half of the signal from tsu(D) to th(D). 					
LPC4350_30_20_10 v.4.4	20151117	Product data sheet	2015110031	LPC4350_30_20_10 v.4.3			
Modifications:	 Added GPCLKIN section and table. See Section 11.6 "GPCLKIN" and Table 19 "Dynamic characteristic: GPCLKIN". Updated SSP slave and SSP master values in Table 24 "Dynamic characteristics: 						
	 SSP pins in SPI mode". Updated footnote 2 to: T_{cy(clk)} ≥ 12 × T_{cy(PCLK)}. removed t_{v(Q)}, data output valid time in SPI mode, minimum value of 3 ´ (1/PCLK) from SSP slave mode. added units to t_d, delay time, for SSP slave and master mode. 						
LPC4350_30_20_10 v.4.3	20150430	Product data sheet		LPC4350_30_20_10 v.4.2			
Modifications:	 Table note Updated L Updated S Updated SS Added SS Updated L 4 ns, Max Table 30: Added bar Added bar 	Section 1 "General descriptio 2 corrected in Table 10. JSART dynamic characteristi SD/MMC dynamic characteristics PIFI dynamic characteristics P slave timing data. See Tab JSB dynamic characteristics 20 ns; t _f Min 4 ns, Max 20 ns and gap characteristics table. tor control PWM instead of F mark to Table 30.	ics table. See Table stics table. See Table s table. See Table ble 24. table: USB0 and L s; t _{FRFM} Min 90 %, See Table 13.	ble 33. 35. JSB1 pins (full-speed). t _r Min			
LPC4350_30_20_10 v.4.2	20140818	Product data sheet	201408013F01	LPC4350 30 20 10 v.4.1			
LI 04330_30_20_10 V.4.2	20140010	TTOUUCI UAIA STIEEL	201400013F01	LI 04330_30_20_10 V.4.1			

Table 44. Revision history

32-bit ARM Cortex-M4/M0 microcontroller

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b)

20. Contact information

whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

19.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. l^2 C-bus — logo is a trademark of NXP B.V.

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

32-bit ARM Cortex-M4/M0 microcontroller

21. Contents

2 Features and benefits 1 3 Applications 4 4 Ordering information 5 5 Block diagram 6 6 Pinning information 7 6.1 Pinning information 7 6.2 Pin description 8 7 Functional description 61 7.1 Architectural overview 61 7.2 ARM Cortex-M4 processor 61 7.3 ARM Cortex-M4 processor 61 7.4 Interprocessor communication 61 7.5 AHB multilayer matrix 62 7.6 Nested Vectored Interrupt Controller (NVIC) 62 7.6.1 Features 63 7.6.2 Interrupt sources 63 7.6.3 Event router 63 7.6 Nested Vectored Interrupt Controller (NVIC) 62 7.6.1 Features 63 7.7 System Tick timer (SysTick) 63 7.8 Event router 63 7.9 Global Input Multiplexer Array (GIMA) 64 </th <th>1</th> <th>General description 1</th>	1	General description 1
4 Ordering information 5 4.1 Ordering options 5 5 Block diagram 6 6 Pinning information 7 6.1 Pinning 7 6.2 Pin description 8 7 Functional description 61 7.1 Architectural overview 61 7.2 ARM Cortex-M4 processor 61 7.3 ARM Cortex-M0 co-processor 61 7.4 Interprocessor communication 61 7.5 AHB multilayer matrix 62 7.6 Nested Vectored Interrupt Controller (NVIC) 62 7.6.1 Features 63 7.6 Nested Vectored Interrupt Controller (NVIC) 62 7.6.1 Features 63 7.7 System Tick timer (SysTick) 63 7.8 Event router 63 7.9 Global Input Multiplexer Array (GIMA) 63 7.9.1 Features 64 7.10 On-chip static RAM.	2	Features and benefits 1
4.1 Ordering options 5 5 Block diagram 6 6 Pinning information 7 6.1 Pinning 7 6.2 Pin description 8 7 Functional description 61 7.1 Architectural overview 61 7.2 ARM Cortex-M4 processor 61 7.3 ARM Cortex-M0 co-processor 61 7.4 Interprocessor communication 61 7.5 AHB multilayer matrix 62 7.6 Nested Vectored Interrupt Controller (NVIC) 62 7.6.1 Features 63 7.6 Nested Vectored Interrupt Controller (NVIC) 62 7.6.1 Features 63 7.6.2 Interrupt sources 63 7.8 Event router 63 7.9 Global Input Multiplexer Array (GIMA) 63 7.9.1 Features 64 7.10 On-chip static RAM 64 7.11 In-System Programming (ISP) 64 7.12 Boot ROM 65	3	Applications 4
5 Block diagram 6 6 Pinning information 7 6.1 Pinning 7 6.2 Pin description 8 7 Functional description 61 7.1 Architectural overview 61 7.2 ARM Cortex-M4 processor 61 7.3 ARM Cortex-M0 co-processor 61 7.4 Interprocessor communication 61 7.5 AHB multilayer matrix 62 7.6.1 Features 63 7.6.2 Interrupt sources 64 7.10 On-chip static RAM 64 7.11 In-System Programming (ISP) 64 7.12 Boot ROM 64 7.13 Memory mapping 65 7.14 One-Time Pr	4	Ordering information 5
6 Pinning information 7 6.1 Pinning 7 6.2 Pin description 8 7 Functional description 61 7.1 Architectural overview 61 7.2 ARM Cortex-M4 processor 61 7.3 ARM Cortex-M4 processor 61 7.4 Interprocessor communication 61 7.5 AHB multilayer matrix 62 7.6.1 Features 63 7.6.2 Interrupt sources. 64 7.10 On-chip static RAM. 64 7.11 In-System Programming (ISP) 64 7.12 Boot ROM. 64 7.13 Memory mapping 65 7.14 One-Time Programmable (OTP) memory 68 7.15 General-Purpose I/O (GPIO) 68	4.1	
6.1 Pinning 7 6.2 Pin description 8 7 Functional description 61 7.1 Architectural overview 61 7.2 ARM Cortex-M4 processor 61 7.3 ARM Cortex-M4 processor 61 7.4 Interprocessor communication 61 7.5 AHB multilayer matrix 62 7.6 Nested Vectored Interrupt Controller (NVIC) 62 7.6.2 Interrupt sources 63 7.6.2 Interrupt sources 63 7.6.2 Interrupt sources 63 7.7 System Tick timer (SysTick) 63 7.8 Event router 63 7.9 Global Input Multiplexer Array (GIMA) 63 7.9.1 Features 64 7.10 On-chip static RAM. 64 7.11 In-System Programming (ISP) 64 7.12 Boot ROM. 64 7.13 Memory mapping 65 7.14 One-Time Programmable (OTP) memory 68 7.15.1 Features 69 <td>5</td> <td>Block diagram 6</td>	5	Block diagram 6
6.2 Pin description 8 7 Functional description 61 7.1 Architectural overview 61 7.2 ARM Cortex-M4 processor 61 7.3 ARM Cortex-M0 co-processor 61 7.4 Interprocessor communication 61 7.5 AHB multilayer matrix 62 7.6 Nested Vectored Interrupt Controller (NVIC) 62 7.6.1 Features 63 7.6.2 Interrupt sources 63 7.7 System Tick timer (SysTick) 63 7.8 Event router 63 7.9 Global Input Multiplexer Array (GIMA) 63 7.9.1 Features 64 7.10 On-chip static RAM. 64 7.11 In-System Programming (ISP) 64 7.12 Boot ROM. 64 7.13 Memory mapping 65 7.14 One-Time Programmable (OTP) memory 68 7.15 General-Purpose I/O (GPIO) 68 7.16.1 State Configurable Timer (SCTimer/PWM) subsystem 68	6	Pinning information7
7 Functional description 61 7.1 Architectural overview 61 7.2 ARM Cortex-M4 processor 61 7.3 ARM Cortex-M0 co-processor 61 7.4 Interprocessor communication 61 7.5 AHB multilayer matrix 62 7.6 Nested Vectored Interrupt Controller (NVIC) 62 7.6.1 Features 63 7.6.2 Interrupt sources 63 7.7 System Tick timer (SysTick) 63 7.8 Event router 63 7.9 Global Input Multiplexer Array (GIMA) 63 7.9.1 Features 64 7.10 On-chip static RAM. 64 7.11 In-System Programming (ISP) 64 7.12 Boot ROM. 64 7.13 Memory mapping 65 7.14 One-Time Programmable (OTP) memory 68 7.15 General-Purpose I/O (GPIO) 68 7.16.1 Features 69 7.16.2 Serial GPIO (SGPIO) 69 7.16.2 Serial GPIO (SG	6.1	Pinning 7
7.1 Architectural overview 61 7.2 ARM Cortex-M4 processor 61 7.3 ARM Cortex-M0 co-processor 61 7.4 Interprocessor communication 61 7.4 Interprocessor communication 61 7.5 AHB multilayer matrix 62 7.6 Nested Vectored Interrupt Controller (NVIC) 62 7.6.1 Features 63 7.6.2 Interrupt sources. 63 7.7 System Tick timer (SysTick) 63 7.8 Event router 63 7.9 Global Input Multiplexer Array (GIMA) 63 7.9.1 Features 64 7.10 On-chip static RAM. 64 7.11 In-System Programming (ISP) 64 7.12 Boot ROM. 64 7.13 Memory mapping 65 7.14 One-Time Programmable (OTP) memory 68 7.15 General-Purpose I/O (GPIO) 68 7.16 Configurable digital peripherals 68 7.16.1 State Configurable Timer (SCTimer/PWM) subsystem 68 </td <td>6.2</td> <td>Pin description 8</td>	6.2	Pin description 8
7.2 ARM Cortex-M4 processor 61 7.3 ARM Cortex-M0 co-processor 61 7.4 Interprocessor communication 61 7.5 AHB multilayer matrix 62 7.6 Nested Vectored Interrupt Controller (NVIC) 62 7.6 Nested Vectored Interrupt Controller (NVIC) 62 7.6 Nested Vectored Interrupt Controller (NVIC) 62 7.6 Interrupt sources 63 7.7 System Tick timer (SysTick) 63 7.8 Event router 63 7.9 Global Input Multiplexer Array (GIMA) 63 7.9.1 Features 64 7.10 On-chip static RAM 64 7.11 In-System Programming (ISP) 64 7.12 Boot ROM 64 7.13 Memory mapping 65 7.14 One-Time Programmable (OTP) memory 68 7.15 General-Purpose I/O (GPIO) 68 7.16 Configurable digital peripherals 68 7.16.1 Features 69 7.16.2 Serial GPIO (SGPIO) 69	7	Functional description 61
7.3 ARM Cortex-M0 co-processor 61 7.4 Interprocessor communication 61 7.5 AHB multilayer matrix 62 7.6 Nested Vectored Interrupt Controller (NVIC) 62 7.6 Nested Vectored Interrupt Controller (NVIC) 62 7.6 Interrupt sources 63 7.6.2 Interrupt sources 63 7.7 System Tick timer (SysTick) 63 7.8 Event router 63 7.9 Global Input Multiplexer Array (GIMA) 63 7.9.1 Features 64 7.10 On-chip static RAM. 64 7.11 In-System Programming (ISP) 64 7.12 Boot ROM. 64 7.13 Memory mapping 65 7.14 One-Time Programmable (OTP) memory 68 7.15 General-Purpose I/O (GPIO) 68 7.15.1 Features 68 7.16 Configurable digital peripherals 68 7.16 Configurable Timer (SCTimer/PWM) subsystem subsystem 68 70		
7.4 Interprocessor communication 61 7.5 AHB multilayer matrix 62 7.6 Nested Vectored Interrupt Controller (NVIC) 62 7.6 Nested Vectored Interrupt Controller (NVIC) 62 7.6 Interrupt sources 63 7.6.1 Features 63 7.6.2 Interrupt sources 63 7.7 System Tick timer (SysTick) 63 7.8 Event router 63 7.9 Global Input Multiplexer Array (GIMA) 63 7.9.1 Features 64 7.10 On-chip static RAM. 64 7.11 In-System Programming (ISP) 64 7.12 Boot ROM. 64 7.13 Memory mapping 65 7.14 One-Time Programmable (OTP) memory 68 7.15 General-Purpose I/O (GPIO) 68 7.15.1 Features 68 7.16 Configurable Timer (SCTimer/PWM) subsystem subsystem 68 69 7.16.1 Features 70 7.17 AHB periphe		
7.5 AHB multilayer matrix. 62 7.6 Nested Vectored Interrupt Controller (NVIC) 62 7.6.1 Features 63 7.6.2 Interrupt sources. 63 7.7 System Tick timer (SysTick) 63 7.8 Event router 63 7.9 Global Input Multiplexer Array (GIMA) 63 7.9.1 Features 64 7.10 On-chip static RAM. 64 7.11 In-System Programming (ISP) 64 7.12 Boot ROM. 64 7.13 Memory mapping 65 7.14 One-Time Programmable (OTP) memory 68 7.15 General-Purpose I/O (GPIO) 68 7.16 Configurable digital peripherals 68 7.16.1 State Configurable Timer (SCTimer/PWM) subsystem 68 7.16.2 Serial GPIO (SGPIO) 69 7.17.1 General-Purpose DMA (GPDMA) 70 7.17.1 Features 70 7.17.1 Features 71 7.17.1 Features 71 7.17.1		-
7.6 Nested Vectored Interrupt Controller (NVIC) . 62 7.6.1 Features . 63 7.6.2 Interrupt sources. 63 7.7 System Tick timer (SysTick) . 63 7.8 Event router . 63 7.9 Global Input Multiplexer Array (GIMA) . 63 7.9.1 Features . 64 7.10 On-chip static RAM. 64 7.11 In-System Programming (ISP) . 64 7.12 Boot ROM. 64 7.13 Memory mapping . 65 7.14 One-Time Programmable (OTP) memory . 68 7.15 General-Purpose I/O (GPIO) . 68 7.16 Configurable digital peripherals . 68 7.16.1 State Configurable Timer (SCTimer/PWM) subsystem . 68 7.16.2 Serial GPIO (SGPIO) . 69 7.17.1 General-Purpose DMA (GPDMA) . 70 7.17.1 Features . 70 7.17.1 Features . 71 7.17.2 SPI Flash Interface (SPIFI) . 70 7.17.1.3 SD/MMC card interface .		
7.6.1 Features 63 7.6.2 Interrupt sources. 63 7.7 System Tick timer (SysTick) 63 7.8 Event router 63 7.9 Global Input Multiplexer Array (GIMA) 63 7.9.1 Features 64 7.10 On-chip static RAM. 64 7.11 In-System Programming (ISP) 64 7.12 Boot ROM. 64 7.13 Memory mapping 65 7.14 One-Time Programmable (OTP) memory 68 7.15 General-Purpose I/O (GPIO) 68 7.16 Configurable digital peripherals 68 7.16 Configurable digital peripherals 68 7.16.1 State Configurable Timer (SCTimer/PWM) subsystem 68 7.16.2 Serial GPIO (SGPIO) 69 7.17.1 General-Purpose DMA (GPDMA) 70 7.17.1 Features 70 7.17.2 SPI Flash Interface (SPIFI) 70 7.17.2 SPI Flash Interface 71 7.17.4 External Memory Controller (EMC) 71	-	
7.6.2 Interrupt sources. 63 7.7 System Tick timer (SysTick) 63 7.8 Event router 63 7.9 Global Input Multiplexer Array (GIMA) 63 7.9 Global Input Multiplexer Array (GIMA) 63 7.9 Features 64 7.10 On-chip static RAM. 64 7.11 In-System Programming (ISP) 64 7.12 Boot ROM. 64 7.13 Memory mapping 65 7.14 One-Time Programmable (OTP) memory 68 7.15 General-Purpose I/O (GPIO) 68 7.16 Configurable digital peripherals 68 7.16 Configurable Timer (SCTimer/PWM) subsystem subsystem 68 69 7.16.2 Serial GPIO (SGPIO) 69 7.16.2 Serial GPIO (SGPIO) 69 7.16.2 Serial GPIO (SGPIO) 69 7.17.1 General-Purpose DMA (GPDMA) 70 7.17.1 Features 71 7.17.2 SPI Flash Interface (SPIFI) 70 7.17.2.1<		
7.7 System Tick timer (SysTick) 63 7.8 Event router 63 7.9 Global Input Multiplexer Array (GIMA) 63 7.9.1 Features 64 7.10 On-chip static RAM. 64 7.11 In-System Programming (ISP) 64 7.12 Boot ROM. 64 7.13 Memory mapping 65 7.14 One-Time Programmable (OTP) memory 68 7.15 General-Purpose I/O (GPIO) 68 7.16 Configurable digital peripherals 68 7.16.1 State Configurable Timer (SCTimer/PWM) subsystem 68 7.16.2 Serial GPIO (SGPIO) 69 69 7.17.1 General-Purpose DMA (GPDMA) 70 7.17.1 Features 70 7.17.1 Features 71 7.17.2 SPI Flash Interface (SPIFI) 70 7.17.2.1 Features 71 7.17.3 SD/MMC card interface 71 7.17.4 External Memory Controller (EMC) 71 7.17.4 Features 71 <td></td> <td></td>		
7.8 Event router 63 7.9 Global Input Multiplexer Array (GIMA) 63 7.9.1 Features 64 7.10 On-chip static RAM. 64 7.11 In-System Programming (ISP) 64 7.12 Boot ROM. 64 7.13 Memory mapping 65 7.14 One-Time Programmable (OTP) memory 68 7.15 General-Purpose I/O (GPIO) 68 7.16 Configurable digital peripherals 68 7.16.1 Features 68 7.16.1 State Configurable Timer (SCTimer/PWM) subsystem 68 7.16.1 Features 69 7.16.2 Serial GPIO (SGPIO) 69 7.17.1 General-Purpose DMA (GPDMA) 70 7.17.1 General-Purpose DMA (GPDMA) 70 7.17.2 SPI Flash Interface (SPIFI) 70 7.17.2.1 Features 71 7.17.3 SD/MMC card interface 71 7.17.4 External Memory Controller (EMC) 71 7.17.4 Features 71 7.17	-	•
7.9.1 Features 64 7.10 On-chip static RAM. 64 7.11 In-System Programming (ISP) 64 7.12 Boot ROM. 64 7.13 Memory mapping 65 7.14 One-Time Programmable (OTP) memory 68 7.15 General-Purpose I/O (GPIO) 68 7.16 Configurable digital peripherals 68 7.16 Configurable digital peripherals 68 7.16.1 Features 69 7.16.2 Serial GPIO (SGPIO) 69 7.17.1 Features 69 7.17.1 General-Purpose DMA (GPDMA) 70 7.17.1 Features 70 7.17.2 SPI Flash Interface (SPIFI) 70 7.17.3 SD/MMC card interface 71 7.17.4 External Memory Controller (EMC) 71 7.17.4 Features 71 7.17.5 High-speed USB Host/Device/OTG interface 72	7.8	
7.10 On-chip static RAM. 64 7.11 In-System Programming (ISP) 64 7.12 Boot ROM. 64 7.13 Memory mapping 65 7.14 One-Time Programmable (OTP) memory 68 7.15 General-Purpose I/O (GPIO) 68 7.16 Configurable digital peripherals 68 7.16 Configurable digital peripherals 68 7.16.1 State Configurable Timer (SCTimer/PWM) subsystem subsystem 68 7.16.2 Serial GPIO (SGPIO) 69 7.16.2.1 Features 69 7.17.1 General-Purpose DMA (GPDMA) 70 7.17.2 SPI Flash Interface (SPIFI) 70 7.17.2 SPI Flash Interface (SPIFI) 70 7.17.2 Features 71 7.17.3 SD/MMC card interface 71 7.17.4 External Memory Controller (EMC) 71 7.17.4 Features 71 7.17.5 High-speed USB Host/Device/OTG interface (USB0)	7.9	Global Input Multiplexer Array (GIMA) 63
7.11 In-System Programming (ISP) 64 7.12 Boot ROM. 64 7.13 Memory mapping 65 7.14 One-Time Programmable (OTP) memory 68 7.15 General-Purpose I/O (GPIO) 68 7.16 Configurable digital peripherals 68 7.16 Configurable digital peripherals 68 7.16 Configurable Timer (SCTimer/PWM) subsystem subsystem 68 7.16.2 Serial GPIO (SGPIO) 69 7.16.2.1 Features 69 7.16.2 Serial GPIO (SGPIO) 69 7.17.1 General-Purpose DMA (GPDMA) 70 7.17.1 Features 70 7.17.2 SPI Flash Interface (SPIFI) 70 7.17.2 SPI Flash Interface (SPIFI) 70 7.17.3 SD/MMC card interface 71 7.17.4 External Memory Controller (EMC) 71 7.17.4 Features 71 7.17.5 High-speed USB Host/Device/OTG interface (USB0)	-	
7.12 Boot ROM. 64 7.13 Memory mapping 65 7.14 One-Time Programmable (OTP) memory 68 7.15 General-Purpose I/O (GPIO) 68 7.16 Configurable digital peripherals 68 7.16 Configurable digital peripherals 68 7.16.1 Features 68 7.16.1 State Configurable Timer (SCTimer/PWM) subsystem subsystem 68 7.16.1 Features 69 7.16.2 Serial GPIO (SGPIO) 69 7.16.2.1 Features 69 7.16.2 Serial GPIO (SGPIO) 69 7.17.1 General-Purpose DMA (GPDMA) 70 7.17.1 General-Purpose DMA (GPDMA) 70 7.17.2 SPI Flash Interface (SPIFI) 70 7.17.2.1 Features 71 7.17.3 SD/MMC card interface 71 7.17.4 External Memory Controller (EMC) 71 7.17.5 High-speed USB Host/Device/OTG interface 72		
7.13 Memory mapping 65 7.14 One-Time Programmable (OTP) memory 68 7.15 General-Purpose I/O (GPIO) 68 7.15 Features 68 7.16 Configurable digital peripherals 68 7.16 Configurable digital peripherals 68 7.16 State Configurable Timer (SCTimer/PWM) subsystem subsystem 68 7.16.2 Serial GPIO (SGPIO) 69 7.16.2.1 Features 69 7.16.2 Serial GPIO (SGPIO) 69 7.16.2.1 Features 69 7.16.2 Serial GPIO (SGPIO) 69 7.16.2.1 Features 70 7.17.1 General-Purpose DMA (GPDMA) 70 7.17.1 Features 70 7.17.2 SPI Flash Interface (SPIFI) 70 7.17.2.1 Features 71 7.17.3 SD/MMC card interface 71 7.17.4 External Memory Controller (EMC) 71 7.17.4.1 Features 71 7.17.5 High-speed USB Host/Device/OTG i		
7.14 One-Time Programmable (OTP) memory 68 7.15 General-Purpose I/O (GPIO) 68 7.15.1 Features 68 7.16 Configurable digital peripherals 68 7.16.1 State Configurable Timer (SCTimer/PWM) 88 7.16.1 State Configurable Timer (SCTimer/PWM) 68 7.16.2 Serial GPIO (SGPIO) 69 7.16.2.1 Features 69 7.16.2 Serial GPIO (SGPIO) 69 7.17.1 Features 70 7.17.1 General-Purpose DMA (GPDMA) 70 7.17.2 SPI Flash Interface (SPIFI) 70 7.17.2 SPI Flash Interface (SPIFI) 70 7.17.3 SD/MMC card interface 71 7.17.4 External Memory Controller (EMC) 71 7.17.4 Features 71 7.17.5 High-speed USB Host/Device/OTG interface 72		
7.15 General-Purpose I/O (GPIO) 68 7.15.1 Features 68 7.16 Configurable digital peripherals 68 7.16.1 State Configurable Timer (SCTimer/PWM) 68 7.16.1 State Configurable Timer (SCTimer/PWM) 68 7.16.1 Features 69 7.16.2 Serial GPIO (SGPIO) 69 7.16.2.1 Features 69 7.16.2.1 Features 69 7.16.2.1 Features 69 7.16.2.1 Features 70 7.16.2.1 Features 70 7.16.2 Serial GPIO (SGPIO) 69 7.16.2.1 Features 70 7.17.1 General-Purpose DMA (GPDMA) 70 7.17.1 Features 70 7.17.2 SPI Flash Interface (SPIFI) 70 7.17.2 SPI Flash Interface (SPIFI) 70 7.17.3 SD/MMC card interface 71 7.17.4 External Memory Controller (EMC) 71 7.17.5 High-speed USB Host/Device/OTG interface (USB0) 72	-	
7.15.1 Features 68 7.16 Configurable digital peripherals 68 7.16.1 State Configurable Timer (SCTimer/PWM) 88 7.16.1 State Configurable Timer (SCTimer/PWM) 68 7.16.1.1 Features 69 7.16.2 Serial GPIO (SGPIO) 69 7.16.2.1 Features 69 7.16.2.1 Features 69 7.16.2.1 Features 69 7.16.2.1 Features 70 7.17 AHB peripherals 70 7.17.1 General-Purpose DMA (GPDMA) 70 7.17.1.1 Features 70 7.17.2 SPI Flash Interface (SPIFI) 70 7.17.2.1 Features 71 7.17.2 SD/MMC card interface 71 7.17.3 SD/MMC card interface 71 7.17.4 External Memory Controller (EMC) 71 7.17.5 High-speed USB Host/Device/OTG interface 72		
7.16 Configurable digital peripherals 68 7.16.1 State Configurable Timer (SCTimer/PWM) 88 7.16.1 Features 69 7.16.2 Serial GPIO (SGPIO) 69 7.16.2.1 Features 69 7.16.2.1 Features 69 7.17 AHB peripherals 70 7.17.1 General-Purpose DMA (GPDMA) 70 7.17.2 SPI Flash Interface (SPIFI) 70 7.17.3 SD/MMC card interface 71 7.17.4 External Memory Controller (EMC) 71 7.17.4.1 Features 71 7.17.5 High-speed USB Host/Device/OTG interface (USB0) 72		
7.16.1 State Configurable Timer (SCTimer/PWM) subsystem 68 7.16.1 Features 69 7.16.2 Serial GPIO (SGPIO) 69 7.16.2.1 Features 69 7.16.2.1 Features 69 7.17 AHB peripherals 70 7.17.1 General-Purpose DMA (GPDMA) 70 7.17.1 Features 70 7.17.2 SPI Flash Interface (SPIFI) 70 7.17.2.1 Features 71 7.17.3 SD/MMC card interface 71 7.17.4 External Memory Controller (EMC) 71 7.17.4.1 Features 71 7.17.5 High-speed USB Host/Device/OTG interface (USB0) 72	-	
7.16.1.1 Features 69 7.16.2 Serial GPIO (SGPIO) 69 7.16.2.1 Features 69 7.16.2.1 Features 69 7.16.2.1 Features 69 7.17 AHB peripherals 70 7.17.1 General-Purpose DMA (GPDMA) 70 7.17.1 Features 70 7.17.2 SPI Flash Interface (SPIFI) 70 7.17.2.1 Features 71 7.17.2 SPI Flash Interface (SPIFI) 70 7.17.2.1 Features 71 7.17.3 SD/MMC card interface 71 7.17.4 External Memory Controller (EMC) 71 7.17.4.1 Features 71 7.17.5 High-speed USB Host/Device/OTG interface (USB0) 72	7.16.1	
7.16.2 Serial GPIO (SGPIO) 69 7.16.2.1 Features 69 7.17 AHB peripherals 70 7.17.1 General-Purpose DMA (GPDMA) 70 7.17.1 Features 70 7.17.1 Features 70 7.17.1 Features 70 7.17.2 SPI Flash Interface (SPIFI) 70 7.17.2.1 Features 71 7.17.3 SD/MMC card interface 71 7.17.4 External Memory Controller (EMC) 71 7.17.4.1 Features 71 7.17.5 High-speed USB Host/Device/OTG interface (USB0) 72		subsystem 68
7.16.2.1 Features 69 7.17 AHB peripherals 70 7.17.1 General-Purpose DMA (GPDMA) 70 7.17.1 Features 70 7.17.2 SPI Flash Interface (SPIFI) 70 7.17.2.1 Features 71 7.17.2 SPI Flash Interface (SPIFI) 70 7.17.2.1 Features 71 7.17.3 SD/MMC card interface 71 7.17.4 External Memory Controller (EMC) 71 7.17.4.1 Features 71 7.17.5 High-speed USB Host/Device/OTG interface (USB0) 72	-	
7.17 AHB peripherals 70 7.17.1 General-Purpose DMA (GPDMA) 70 7.17.1 Features 70 7.17.2 SPI Flash Interface (SPIFI) 70 7.17.2.1 Features 71 7.17.3 SD/MMC card interface 71 7.17.4 External Memory Controller (EMC) 71 7.17.5 High-speed USB Host/Device/OTG interface (USB0) 72	-	
7.17.1 General-Purpose DMA (GPDMA)	-	
7.17.1.1 Features 70 7.17.2 SPI Flash Interface (SPIFI) 70 7.17.2.1 Features 71 7.17.3 SD/MMC card interface 71 7.17.4 External Memory Controller (EMC) 71 7.17.4.1 Features 71 7.17.5 High-speed USB Host/Device/OTG interface (USB0) 72		AHB peripherals
7.17.2 SPI Flash Interface (SPIFI)		
7.17.2.1 Features 71 7.17.3 SD/MMC card interface 71 7.17.4 External Memory Controller (EMC) 71 7.17.4.1 Features 71 7.17.5 High-speed USB Host/Device/OTG interface (USB0) 72		
7.17.3SD/MMC card interface717.17.4External Memory Controller (EMC)717.17.4.1Features717.17.5High-speed USB Host/Device/OTG interface (USB0)72		
7.17.4External Memory Controller (EMC)		SD/MMC card interface
7.17.4.1Features717.17.5High-speed USB Host/Device/OTG interface (USB0)72	7.17.4	External Memory Controller (EMC) 71
(UŠBO) 72		
	7.17.5	o 1
	7.17.5.1	

7.17.6	High-speed USB Host/Device interface wit	
7.17.6.1	Features.	
7.17.7	LCD controller	
7.17.7.1	Features.	
7.17.8	Ethernet	
7.17.8.1	Features.	
7.18	Digital serial peripherals.	
7.18.1	UART1	
7.18.1.1	Features.	
7.18.2	USART0/2/3	
7.18.2.1	Features	
7.18.3	SPI serial I/O controller	-
7.18.3.1	Features	
7.18.4	SSP serial I/O controller.	-
7.18.4.1	Features.	
7.18.5	I ² C-bus interface	-
7.18.5.1	Features	
7.18.6	I ² S interface	-
7.18.6.1	Features	-
7.18.7	C_CAN	
7.18.7.1	Features	
7.19	Counter/timers and motor control	
7.19.1	General purpose 32-bit timers/external eve	
	counters	
7.19.1.1	Features	
7.19.2	Motor control PWM	
7.19.3	Quadrature Encoder Interface (QEI)	
7.19.3.1	Features	
7.19.4	Repetitive Interrupt (RI) timer	
7.19.4.1	Features	
7.19.5	Windowed WatchDog Timer (WWDT)	
7.19.5.1	Features	
7.20	Analog peripherals	
7.20.1	Analog-to-Digital Converter (ADC0/	
7.20.1.1	Features	
7.20.2	Digital-to-Analog Converter (DAC)	
7.20.2.1	Features	
7.21	Peripherals in the RTC power domain	80
7.21.1	RTC	
7.21.1.1	Features	
7.21.2	Alarm timer	
7.22	System control	81
7.22.1	Configuration registers (CREG)	
7.22.2	System Control Unit (SCU)	
7.22.3	Clock Generation Unit (CGU)	
7.22.4	Internal RC oscillator (IRC)	
7.22.5	PLLOUSB (for USB0)	

continued >>