



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M4/M0
Core Size	32-Bit Dual-Core
Speed	204MHz
Connectivity	CANbus, EBI/EMI, Ethernet, I ² C, IrDA, Microwire, SD, SPI, SSI, SSP, UART/USART, USB, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, I ² S, Motor Control PWM, POR, PWM, WDT
Number of I/O	164
Program Memory Size	-
Program Memory Type	ROMIess
EEPROM Size	-
RAM Size	264K x 8
Voltage - Supply (Vcc/Vdd)	2.2V ~ 3.6V
Data Converters	A/D 8x10b; D/A 1x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	256-LBGA
Supplier Device Package	256-LBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/lpc4330fet256-551

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

32-bit ARM Cortex-M4/M0 microcontroller

- Cortex-M0 Processor core
 - ARM Cortex-M0 co-processor capable of off-loading the main ARM Cortex-M4 application processor.
 - ◆ Running at frequencies of up to 204 MHz.
 - ◆ JTAG and built-in NVIC.
- On-chip memory
 - ♦ Up to 264 kB SRAM for code and data use.
 - Multiple SRAM blocks with separate bus access. Two SRAM blocks can be powered down individually.
 - ♦ 64 kB ROM containing boot code and on-chip software drivers.
 - ♦ 64 bit + 256 bit general-purpose One-Time Programmable (OTP) memory.
- Clock generation unit
 - ◆ Crystal oscillator with an operating range of 1 MHz to 25 MHz.
 - 12 MHz Internal RC (IRC) oscillator trimmed to 1.5 % accuracy over temperature and voltage.
 - ◆ Ultra-low power Real-Time Clock (RTC) crystal oscillator.
 - Three PLLs allow CPU operation up to the maximum CPU rate without the need for a high-frequency crystal. The second PLL is dedicated to the High-speed USB, the third PLL can be used as audio PLL.
 - Clock output.
- Configurable digital peripherals
 - ♦ Serial GPIO (SGPIO) interface.
 - State Configurable Timer (SCTimer/PWM) subsystem on AHB.
 - Global Input Multiplexer Array (GIMA) allows to cross-connect multiple inputs and outputs to event driven peripherals like the timers, SCTimer/PWM, and ADC0/1.
- Serial interfaces
 - Quad SPI Flash Interface (SPIFI) with 1-, 2-, or 4-bit data at rates of up to 52 MB per second.
 - 10/100T Ethernet MAC with RMII and MII interfaces and DMA support for high throughput at low CPU load. Support for IEEE 1588 time stamping/advanced time stamping (IEEE 1588-2008 v2).
 - One High-speed USB 2.0 Host/Device/OTG interface with DMA support and on-chip high-speed PHY (USB0).
 - One High-speed USB 2.0 Host/Device interface with DMA support, on-chip full-speed PHY and ULPI interface to external high-speed PHY (USB1).
 - ♦ USB interface electrical test software included in ROM USB stack.
 - Four 550 UARTs with DMA support: one UART with full modem interface; one UART with IrDA interface; three USARTs support UART synchronous mode and a smart card interface conforming to ISO7816 specification.
 - Up to two C_CAN 2.0B controllers with one channel each. Use of C_CAN controller excludes operation of all other peripherals connected to the same bus bridge. See <u>Figure 1</u> and <u>Ref. 2</u>.
 - Two SSP controllers with FIFO and multi-protocol support. Both SSPs with DMA support.
 - ♦ One SPI controller.

32-bit ARM Cortex-M4/M0 microcontroller

- One Fast-mode Plus I²C-bus interface with monitor mode and with open-drain I/O pins conforming to the full I²C-bus specification. Supports data rates of up to 1 Mbit/s.
- One standard I²C-bus interface with monitor mode and with standard I/O pins.
- ◆ Two I²S interfaces, each with DMA support and with one input and one output.
- Digital peripherals
 - External Memory Controller (EMC) supporting external SRAM, ROM, NOR flash, and SDRAM devices.
 - ♦ LCD controller with DMA support and a programmable display resolution of up to 1024 H × 768 V. Supports monochrome and color STN panels and TFT color panels; supports 1/2/4/8 bpp Color Look-Up Table (CLUT) and 16/24-bit direct pixel mapping.
 - ◆ Secure Digital Input Output (SD/MMC) card interface.
 - Eight-channel General-Purpose DMA controller can access all memories on the AHB and all DMA-capable AHB slaves.
 - Up to 164 General-Purpose Input/Output (GPIO) pins with configurable pull-up/pull-down resistors.
 - GPIO registers are located on the AHB for fast access. GPIO ports have DMA support.
 - Up to eight GPIO pins can be selected from all GPIO pins as edge and level sensitive interrupt sources.
 - Two GPIO group interrupt modules enable an interrupt based on a programmable pattern of input states of a group of GPIO pins.
 - ◆ Four general-purpose timer/counters with capture and match capabilities.
 - One motor control Pulse Width Modulator (PWM) for three-phase motor control.
 - ◆ One Quadrature Encoder Interface (QEI).
 - Repetitive Interrupt timer (RI timer).
 - Windowed watchdog timer (WWDT).
 - Ultra-low power Real-Time Clock (RTC) on separate power domain with 256 bytes of battery powered backup registers.
 - ◆ Alarm timer; can be battery powered.
- Analog peripherals
 - ♦ One 10-bit DAC with DMA support and a data conversion rate of 400 kSamples/s.
 - Two 10-bit ADCs with DMA support and a data conversion rate of 400 kSamples/s. Up to eight input channels per ADC.
- Unique ID for each device.
- Power
 - Single 3.3 V (2.2 V to 3.6 V) power supply with on-chip internal voltage regulator for the core supply and the RTC power domain.
 - ◆ RTC power domain can be powered separately by a 3 V battery supply.
 - Four reduced power modes: Sleep, Deep-sleep, Power-down, and Deep power-down.
 - Processor wake-up from Sleep mode via wake-up interrupts from various peripherals.
 - Wake-up from Deep-sleep, Power-down, and Deep power-down modes via external interrupts and interrupts generated by battery powered blocks in the RTC power domain.

LPC4350 30 20 10

© NXP Semiconductors N.V. 2016. All rights reserved.

32-bit ARM Cortex-M4/M0 microcontroller

- Brownout detect with four separate thresholds for interrupt and forced reset.
- ◆ Power-On Reset (POR).
- Available as LBGA256, TFBGA180, and TFBGA100 packages and as LQFP144 package.

3. Applications

- Motor control
- Power management
- White goods
- RFID readers

- Embedded audio applications
- Industrial automation
- e-metering

32-bit ARM Cortex-M4/M0 microcontroller

5. Block diagram



32-bit ARM Cortex-M4/M0 microcontroller

0020,							
:56	V180	100	44		state		Description
GA2	BG∕	BG⊿	FP1		set :	e	
Ē	E	E	L D		Ξ	Ţ	
L2	J2	-	33	[2]	N;	-	R — Function reserved.
					PU	I	CTIN_6 — SCTimer/PWM input 6. Capture input 1 of timer 3.
						0	LCD_VD11 — LCD data.
						-	R — Function reserved.
						I/O	GPIO5[13] — General purpose digital input/output pin.
						0	LCD_VD15 — LCD data.
						I	CAN1_RD — CAN1 receiver input.
						I/O	SGPI014 — General purpose digital input/output pin.
M3	L3	-	35	[2]	N;	-	R — Function reserved.
					PU	I	CTIN_2 — SCTimer/PWM input 2. Capture input 2 of timer 0.
						0	LCD_VD10 — LCD data.
						-	R — Function reserved.
						I/O	GPIO5[14] — General purpose digital input/output pin.
						0	LCD_VD14 — LCD data.
						-	R — Function reserved.
						I/O	SGPI015 — General purpose digital input/output pin.
N3	L2	-	37	[2]	N;	I/O	GPIO2[9] — General purpose digital input/output pin.
					PU	0	MCOB2 — Motor control PWM channel 2, output B.
						I/O	EMC_D12 — External memory data line 12.
						-	R — Function reserved.
						I	U1_DSR — Data Set Ready input for UART 1.
						I	T1_CAP0 — Capture input 0 of timer 1.
						-	R — Function reserved.
						-	R — Function reserved.
P3	M1	-	39	[2]	N;	I/O	GPIO2[10] — General purpose digital input/output pin.
					PU	I	MCI2 — Motor control PWM channel 2, input.
						I/O	EMC_D13 — External memory data line 13.
						-	R — Function reserved.
						0	U1_DTR — Data Terminal Ready output for UART 1. Can also
							for UART 1.
						I	T1_CAP1 — Capture input 1 of timer 1.
						-	R — Function reserved.
						-	R — Function reserved.
	P3	N3 L2 P3 M1	P3 M1 - P3 M1 -	99 98 90 91 14 91 L2 J2 - 33 M3 L3 - 35 N3 L2 - 37 P3 M1 - 39	VI VI <th< td=""><td>99.0 89.0 00.0 94.1 94.2 1 N: N:</td><td>N3 L2 J2 - 33 [2] N; PU [- M3 L3 - 35 [2] N; PU [- M3 L2 - 35 [2] N; PU [- M3 L3 - 35 [2] N; PU [- N3 L2 - 37 [2] N; PU [- N3 L2 - 37 [2] N; PU [- P3 M1 - 39 [2] N; PU [- P3 M1 - 39 [2] N; PU [- I - - - - - P3 M1 - 39 [2] N; PU [- I - - - - - P3 M1 - 39 [2] N; PU [- I - - - - - I - - -</br></td></th<>	99.0 89.0 00.0 94.1 94.2 1 N: N:	N3 L2 J2 - 33 [2] N; PU [- M3 L3 - 35 [2] N; PU

Table 3. Pin description ...continued

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

LPC4350_30_20_10

32-bit ARM Cortex-M4/M0 microcontroller

	ово, а							Breenintier
бутрої	256	A180	A100	44		state		Description
	3GA:	'BG'	BG/	QFP1		set	be	
	<u>۳</u>	F	Ë	Ľ	[0]	ΨΞ	È	
P6_5	P16	L14	F9	82	[2]	N; PU	1/0	GPIO3[4] — General purpose digital input/output pin.
						10	0	CTOUT_6 — SCTimer/PWM output 6. Match output 2 of timer 1.
							I	U0_RXD — Receiver input for USART0.
							0	EMC_RAS — LOW active SDRAM Row Address Strobe.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
P6_6	L14	K12	-	83	[2]	N;	I/O	GPIO0[5] — General purpose digital input/output pin.
						PU	0	EMC_BLS1 — LOW active Byte Lane select signal 1.
							I/O	SGPI05 — General purpose digital input/output pin.
							I	USB0_PWR_FAULT — Port power fault signal indicating
								overcurrent condition; this signal monitors over-current on the
								condition).
							-	R — Function reserved.
							I	T2_CAP3 — Capture input 3 of timer 2.
							-	R — Function reserved.
							-	R — Function reserved.
P6_7	J13	H11	-	85	[2]	N;	-	R — Function reserved.
						PU	I/O	EMC_A15 — External memory address line 15.
							I/O	SGPIO6 — General purpose digital input/output pin.
							0	USB0_IND1 — USB0 port indicator LED control output 1.
							I/O	GPIO5[15] — General purpose digital input/output pin.
							0	T2_MAT0 — Match output 0 of timer 2.
							-	R — Function reserved.
							-	R — Function reserved.
P6_8	H13	F12	-	86	[2]	N;	-	R — Function reserved.
						PU	I/O	EMC_A14 — External memory address line 14.
							I/O	SGPI07 — General purpose digital input/output pin.
							0	USB0_IND0 — USB0 port indicator LED control output 0.
							I/O	GPIO5[16] — General purpose digital input/output pin.
							0	T2_MAT1 — Match output 1 of timer 2.
							-	R — Function reserved.
							-	R — Function reserved.

Table 3. Pin description ...continued

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See <u>Table 2</u>.

32-bit ARM Cortex-M4/M0 microcontroller

	500, a				arer	locava		
Symbol	LBGA256	TFBGA180	TFBGA100	LQFP144		Reset state [1]	Type	Description
PD_4	T2	-	-	-	[2]	N;	-	R — Function reserved.
						PU	0	CTOUT_8 — SCTimer/PWM output 8. Match output 0 of timer 2.
							I/O	EMC_D18 — External memory data line 18.
							-	R — Function reserved.
							I/O	GPIO6[18] — General purpose digital input/output pin.
							-	R — Function reserved.
							-	R — Function reserved.
							I/O	SGPI08 — General purpose digital input/output pin.
PD_5	P6	-	-	-	<u>[2]</u>	N;	-	R — Function reserved.
						FU	0	CTOUT_9 — SCTimer/PWM output 9. Match output 3 of timer 3.
							I/O	EMC_D19 — External memory data line 19.
							-	R — Function reserved.
							I/O	GPIO6[19] — General purpose digital input/output pin.
							-	R — Function reserved.
							-	R — Function reserved.
					101		I/O	SGPI09 — General purpose digital input/output pin.
PD_6	R6	-	-	-	[2]	N; PU	-	R — Function reserved.
						10	0	CTOUT_10 — SCTimer/PWM output 10. Match output 3 of timer 3.
							I/O	EMC_D20 — External memory data line 20.
							-	R — Function reserved.
							I/O	GPIO6[20] — General purpose digital input/output pin.
							-	R — Function reserved.
							-	R — Function reserved.
							I/O	SGPI010 — General purpose digital input/output pin.
PD_7	T6	-	-	-	[2]	N; DU	-	R — Function reserved.
						ΓU	1	CTIN_5 — SCTimer/PWM input 5. Capture input 2 of timer 2.
							I/O	EMC_D21 — External memory data line 21.
							-	R — Function reserved.
							I/O	GPIO6[21] — General purpose digital input/output pin.
							-	R — Function reserved.
							-	R — Function reserved.
							I/O	SGPI011 — General purpose digital input/output pin.

Table 3. Pin description ...continued

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

32-bit ARM Cortex-M4/M0 microcontroller

Symbol	BGA256	FBGA180	FBGA100	QFP144		Reset state	Jpe	Description
PD_16	R14	P12	-	-	[2]	N;	-	R — Function reserved.
						PU	-	R — Function reserved.
							I/O	EMC_A16 — External memory address line 16.
							-	R — Function reserved.
							I/O	GPIO6[30] — General purpose digital input/output pin.
							0	SD_VOLT2 — SD/MMC bus voltage select output 2.
							0	CTOUT_12 — SCTimer/PWM output 12. Match output 3 of timer 3.
							-	R — Function reserved.
PE_0	P14	N12	-	-	[2]	N;	-	R — Function reserved.
						PU	-	R — Function reserved.
							-	R — Function reserved.
							I/O	EMC_A18 — External memory address line 18.
							I/O GPIO7[0] — General purpose digital input/outpu	GPIO7[0] — General purpose digital input/output pin.
						O CAN1_TD — CAN1 transmitter out	CAN1_TD — CAN1 transmitter output.	
							-	R — Function reserved.
							-	R — Function reserved.
PE_1	N14	M12	-	-	[2]	N; DU	-	R — Function reserved.
						FU	-	R — Function reserved.
							-	R — Function reserved.
							I/O	EMC_A19 — External memory address line 19.
							I/O	GPIO7[1] — General purpose digital input/output pin.
							1	CAN1_RD — CAN1 receiver input.
							-	R — Function reserved.
					[0]		-	R — Function reserved.
PE_2	M14	L12	-	-	[2]	N; PU		ADCTRIGO — ADC trigger input 0.
							1	CAN0_RD — CAN receiver input.
							-	R — Function reserved.
							1/0	EMC_A20 — External memory address line 20.
							1/0	GPIO/[2] — General purpose digital input/output pin.
							-	<pre>K — Function reserved.</pre>
							-	K — Function reserved.
							-	K — Function reserved.

Table 3. Pin description ...continued

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See <u>Table 2</u>.

LPC4350_30_20_10

32-bit ARM Cortex-M4/M0 microcontroller

Symbol	LBGA256	TFBGA180	TFBGA100	LQFP144		Reset state [1]	Type	Description
PE_15	E13	-	-	-	[2]	N;	-	R — Function reserved.
						PU	0	CTOUT_0 — SCTimer/PWM output 0. Match output 0 of timer 0.
							I/O	I2C1_SCL — I ² C1 clock input/output (this pin does not use a specialized I2C pad).
							0	EMC_CKEOUT3 — SDRAM clock enable 3.
							I/O	GPIO7[15] — General purpose digital input/output pin.
							-	R — Function reserved.
							-	R — Function reserved.
							-	R — Function reserved.
PF_0	D12	-	-	-	[2]	О;	I/O	SSP0_SCK — Serial clock for SSP0.
						PU	I	GP_CLKIN — General-purpose clock input to the CGU.
							-	R — Function reserved.
							-	R — Function reserved.
						 - R — Function reserved. - R — Function reserved. 	R — Function reserved.	
							R — Function reserved.	
							-	R — Function reserved.
							0	I2S1_TX_MCLK — I2S1 transmit master clock.
PF_1	E11	-	-	-	[2]	N;	-	R — Function reserved.
						PU	-	R — Function reserved.
							I/O	SSP0_SSEL — Slave Select for SSP0.
							-	R — Function reserved.
							I/O	GPI07[16] — General purpose digital input/output pin.
							-	R — Function reserved.
							I/O	SGPI00 — General purpose digital input/output pin.
							-	R — Function reserved.
PF_2	D11	-	-	-	[2]	N;	-	R — Function reserved.
						PU	0	U3_TXD — Transmitter output for USART3.
							I/O	SSP0_MISO — Master In Slave Out for SSP0.
							-	R — Function reserved.
							I/O	GPI07[17] — General purpose digital input/output pin.
							-	R — Function reserved.
							I/O	SGPI01 — General purpose digital input/output pin.
							-	R — Function reserved.

Table 3. Pin description ...continued

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See Table 2.

LPC4350_30_20_10

32-bit ARM Cortex-M4/M0 microcontroller

	лово, е			Cuons	are			
Symbol	56	180	100	44		state		Description
	GA2	3GA	3GA	FP1		set s	e	
	LB(1 H H	Ë	Ľ		Ees	Typ	
PF_6	E7	-	-	-	[5]	N;	-	R — Function reserved.
						PU	I/O	U3_DIR — RS-485/EIA-485 output enable/direction control for
							1/0	SSR15.
							0	TRACEDATA(1) Trace data bit 1
								CDIOZI201 Concret numero digital input/output nin
							1/0	B Eurotion record
							-	R — Function reserved.
							1/0	SGPIOS — General purpose digital input/output pin.
							1/0	transmitter and read by the receiver. Corresponds to the signal SD in the <i>I</i> ² S-bus specification.
							AI	ADC1_3 — ADC1 and ADC0, input channel 3. Configure the pin as GPIO input and use the ADC function select register in the SCU to select the ADC.
PF_7	B7	-	-	-	[5]	N;	-	R — Function reserved.
						PU	I/O	U3_BAUD — Baud pin for USART3.
		SSP1_MOSI — Master Out Slave in for SSP1.						
							0	TRACEDATA[2] — Trace data, bit 2.
							I/O	GPI07[21] — General purpose digital input/output pin.
							-	R — Function reserved.
							I/O	SGPIO6 — General purpose digital input/output pin.
							I/O	I2S1_TX_WS — Transmit Word Select. It is driven by the master and received by the slave. Corresponds to the signal WS in the PS -bus specification.
	56				[5]	NI	Al/ O	ADC1_7 — ADC1 and ADC0, input channel 7 or band gap output. Configure the pin as GPIO input and use the ADC function select register in the SCU to select the ADC.
PF_8	EO	-	-	-	[0]	N; PU	-	R — Function reserved.
							1/0	synchronous mode.
							Ι	CTIN_2 — SCTimer/PWM input 2. Capture input 2 of timer 0.
							0	TRACEDATA[3] — Trace data, bit 3.
							I/O	GPIO7[22] — General purpose digital input/output pin.
							-	R — Function reserved.
							I/O	SGPI07 — General purpose digital input/output pin.
							-	R — Function reserved.
							AI	ADC0_2 — ADC0 and ADC1, input channel 2. Configure the pin as GPIO input and use the ADC function select register in the SCU to select the ADC.

Table 3. Pin description ...continued

LCD, Ethernet, USB0, and USB1 functions are not available on all parts. See <u>Table 2</u>.

32-bit ARM Cortex-M4/M0 microcontroller



7.5 AHB multilayer matrix

7.6 Nested Vectored Interrupt Controller (NVIC)

The NVIC is an integral part of the Cortex-M4. The tight coupling to the CPU allows for low interrupt latency and efficient processing of late arriving interrupts.

The ARM Cortex-M0 co-processor has its own NVIC with 32 vectored interrupts. Most peripheral interrupts are shared between the Cortex-M0 and Cortex-M4 NVICs.

LPC4350_30_20_10

32-bit ARM Cortex-M4/M0 microcontroller

After a few commands configure the interface at startup, the entire flash content is accessible as normal memory using byte, halfword, and word accesses by the processor and/or DMA channels. Simple sequences of commands handle erasing and programming.

Many serial flash devices use a half-duplex command-driven SPI protocol for device setup and initialization and then move to a half-duplex, command-driven 4-bit protocol for normal operation. Different serial flash vendors and devices accept or require different commands and command formats. SPIFI provides sufficient flexibility to be compatible with common flash devices and includes extensions to help insure compatibility with future devices.

7.17.2.1 Features

- Interfaces to serial flash memory in the main memory map.
- Supports classic and 4-bit bidirectional serial protocols.
- · Half-duplex protocol compatible with various vendors and devices.
- Quad SPI Flash Interface (SPIFI) with 1-, 2-, or 4-bit data at rates of up to 52 MB per second.
- Supports DMA access.

7.17.3 SD/MMC card interface

The SD/MMC card interface supports the following modes to control:

- Secure Digital memory (SD version 3.0).
- Secure Digital I/O (SDIO version 2.0).
- Consumer Electronics Advanced Transport Architecture (CE-ATA version 1.1).
- MultiMedia Cards (MMC version 4.4).

7.17.4 External Memory Controller (EMC)

The LPC4350/30/20/10 EMC is a Memory Controller peripheral offering support for asynchronous static memory devices such as RAM, ROM, and NOR flash. In addition, it can be used as an interface with off-chip memory-mapped devices and peripherals.

7.17.4.1 Features

- Dynamic memory interface support including single data rate SDRAM.
- Asynchronous static memory device support including RAM, ROM, and NOR flash, with or without asynchronous page mode.
- Low transaction latency.
- Read and write buffers to reduce latency and to improve performance.
- 8/16/32 data and 24 address lines-wide static memory support.
- 16 bit and 32 bit wide chip select SDRAM memory support.
- Static memory features include:
 - Asynchronous page mode read
 - Programmable Wait States
 - Bus turnaround delay

LPC4350 30 20 10

32-bit ARM Cortex-M4/M0 microcontroller

• DMA support.

7.18.2 USART0/2/3

The LPC4350/30/20/10 contain three USARTs. In addition to standard transmit and receive data lines, the USARTs support a synchronous mode.

The USARTs include a fractional baud rate generator. Standard baud rates such as 115200 Bd can be achieved with any crystal frequency above 2 MHz.

7.18.2.1 Features

- Maximum UART data bit rate of 8 MBit/s.
- 16 B Receive and Transmit FIFOs.
- Register locations conform to 16C550 industry standard.
- Receiver FIFO trigger points at 1 B, 4 B, 8 B, and 14 B.
- Built-in fractional baud rate generator covering wide range of baud rates without a need for external crystals of particular values.
- Auto baud capabilities and FIFO control mechanism that enables software flow control implementation.
- Support for RS-485/9-bit/EIA-485 mode.
- USART3 includes an IrDA mode to support infrared communication.
- All USARTs have DMA support.
- Support for synchronous mode at a data bit rate of up to 8 Mbit/s.
- Smart card mode conforming to ISO7816 specification

7.18.3 SPI serial I/O controller

The LPC4350/30/20/10 contain one SPI controller. SPI is a full-duplex serial interface designed to handle multiple masters and slaves connected to a given bus. Only a single master and a single slave can communicate on the interface during a given data transfer. During a data transfer the master always sends 8 bits to 16 bits of data to the slave, and the slave always sends 8 bits to 16 bits of data to the master.

7.18.3.1 Features

- Maximum SPI data bit rate 25 Mbit/s.
- Compliant with SPI specification.
- Synchronous, serial, full-duplex communication.
- Combined SPI master and slave.
- Maximum data bit rate of one eighth of the input clock rate.
- 8 bits to 16 bits per transfer.

7.18.4 SSP serial I/O controller

Remark: The LPC4350/30/20/10 contain two SSP controllers.

The SSP controller can operate on a SPI, 4-wire SSI, or Microwire bus. It can interact with multiple masters and slaves on the bus. Only a single master and a single slave can communicate on the bus during a given data transfer. The SSP supports full-duplex

32-bit ARM Cortex-M4/M0 microcontroller

The I²S-bus provides a standard communication interface for digital audio applications.

The *I*²*S*-bus specification defines a 3-wire serial bus using one data line, one clock line, and one word select signal. The basic I²S-bus connection has one master, which is always the master, and one slave. The I²S-bus interface provides a separate transmit and receive channel, each of which can operate as either a master or a slave.

7.18.6.1 Features

- The I²S interface has separate input/output channels, each of which can operate in master or slave mode.
- Capable of handling 8-bit, 16-bit, and 32-bit word sizes.
- Mono and stereo audio data supported.
- The sampling frequency can range from 16 kHz to 192 kHz (16, 22.05, 32, 44.1, 48, 96, 192) kHz.
- Support for an audio master clock.
- Configurable word select period in master mode (separately for I²S-bus input and output).
- Two 8-word FIFO data buffers are provided, one for transmit and one for receive.
- Generates interrupt requests when buffer levels cross a programmable boundary.
- Two DMA requests controlled by programmable buffer levels. The DMA requests are connected to the GPDMA block.
- Controls include reset, stop and mute options separately for I²S-bus input and I²S-bus output.

7.18.7 C_CAN

Remark: The LPC4350/30/20/10 contain two C_CAN controllers.

Controller Area Network (CAN) is the definition of a high performance communication protocol for serial data communication. The C_CAN controller is designed to provide a full implementation of the CAN protocol according to the CAN Specification Version 2.0B. The C_CAN controller can create powerful local networks with low-cost multiplex wiring by supporting distributed real-time control with a high level of reliability.

7.18.7.1 Features

- Conforms to protocol version 2.0 parts A and B.
- Supports bit rate of up to 1 Mbit/s.
- Supports 32 Message Objects.
- Each Message Object has its own identifier mask.
- Provides programmable FIFO mode (concatenation of Message Objects).
- Provides maskable interrupts.
- Supports Disabled Automatic Retransmission (DAR) mode for time-triggered CAN applications.
- Provides programmable loop-back mode for self-test operation.

32-bit ARM Cortex-M4/M0 microcontroller

7.19 Counter/timers and motor control

7.19.1 General purpose 32-bit timers/external event counters

The LPC4350/30/20/10 include four 32-bit timer/counters. The timer/counter is designed to count cycles of the system derived clock or an externally-supplied clock. It can optionally generate interrupts, generate timed DMA requests, or perform other actions at specified timer values, based on four match registers. Each timer/counter also includes two capture inputs to trap the timer value when an input signal transitions, optionally generating an interrupt.

7.19.1.1 Features

- A 32-bit timer/counter with a programmable 32-bit prescaler.
- Counter or timer operation.
- Two 32-bit capture channels per timer, that can take a snapshot of the timer value when an input signal transitions. A capture event can also generate an interrupt.
- Four 32-bit match registers that allow:
 - Continuous operation with optional interrupt generation on match.
 - Stop timer on match with optional interrupt generation.
 - Reset timer on match with optional interrupt generation.
- Up to four external outputs corresponding to match registers, with the following capabilities:
 - Set LOW on match.
 - Set HIGH on match.
 - Toggle on match.
 - Do nothing on match.
- Up to two match registers can be used to generate timed DMA requests.

7.19.2 Motor control PWM

The motor control PWM is a specialized PWM supporting 3-phase motors and other combinations. Feedback inputs are provided to automatically sense rotor position and use that information to ramp speed up or down. An abort input causes the PWM to release all motor drive outputs immediately. At the same time, the motor control PWM is highly configurable for other generalized timing, counting, capture, and compare applications.

7.19.3 Quadrature Encoder Interface (QEI)

A quadrature encoder, also known as a 2-channel incremental encoder, converts angular displacement into two pulse signals. By monitoring both the number of pulses and the relative phase of the two signals, the user code can track the position, direction of rotation, and velocity. In addition, a third channel, or index signal, can be used to reset the position counter. The quadrature encoder interface decodes the digital pulses from a quadrature encoder wheel to integrate position over time and determine direction of rotation. In addition, the QEI can capture the velocity of the encoder wheel.

7.19.3.1 Features

• Tracks encoder position.

32-bit ARM Cortex-M4/M0 microcontroller

Active mode and sleep mode apply to the state of the core. In a dual-core system, either core can be in active or sleep mode independently of the other core.

If the core is in Active mode, it is fully operational and can access peripherals and memories as configured by software. If the core is in Sleep mode, it receives no clocks, but peripherals and memories remain running.

Either core can enter sleep mode from active mode independently of the other core and while the other core remains in active mode or is in sleep mode.

Power-down modes apply to the entire system. In the Power-down modes, both cores and all peripherals except for peripherals in the always-on power domain are shut down. Memories can remain powered for retaining memory contents as defined by the individual power-down mode.

Either core in active mode can put the part into one of the three power down modes if the core is enabled to do so. If both cores are enabled for putting the system into power-down, then the system enters power-down only once both cores have received a WFI or WFE instruction.

Wake-up from sleep mode is caused by an interrupt or event in the core's NVIC. The interrupt is captured in the NVIC and an event is captured in the Event router. Both cores can wake up from sleep mode independently of each other.

Wake-up from the Power-down modes, Deep-sleep, Power-down, and Deep power-down, is caused by an event on the WAKEUP pins or an event from the RTC or alarm timer.

When waking up from Deep power-down mode, the part resets and attempts to boot.

7.23 Serial Wire Debug/JTAG

Debug and trace functions are integrated into the ARM Cortex-M4. Serial wire debug and trace functions are supported in addition to a standard JTAG debug and parallel trace functions. The ARM Cortex-M4 is configured to support up to eight breakpoints and four watch points.

Remark: Serial Wire Debug is supported for the ARM Cortex-M4 only,

The ARM Cortex-M0 coprocessor supports JTAG debug. A standard ARM Cortex-compliant debugger can debug the ARM Cortex-M4 and the ARM Cortex-M0 cores separately or both cores simultaneously.

Remark: In order to debug the ARM Cortex-M0, release the M0 reset by software in the RGU block.

32-bit ARM Cortex-M4/M0 microcontroller

11.12 SPI interface

Table 25. Dynamic characteristics: SPI

 $T_{amb} = -40$ °C to +85 °C; 2.2 V $\leq V_{DD(REG)(3V3)} \leq 3.6$ V; 2.7 V $\leq V_{DD(IO)} \leq 3.6$ V. Simulated values.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
T _{cy(PCLK)}	PCLK cycle time			5			ns
T _{cy(clk)}	clock cycle time		[1]	40	-	-	ns
Master							
t _{DS}	data set-up time			7.2	-	-	ns
t _{DH}	data hold time			0	-	-	ns
t _{v(Q)}	data output valid time			-	-	3.7	ns
t _{h(Q)}	data output hold time			-	-	1.2	ns
Slave							
t _{DS}	data set-up time			1.2	-	-	ns
t _{DH}	data hold time			$3 \times T_{cy(PCLK)}$ + 0.54	-	-	ns
t _{v(Q)}	data output valid time			-	-	$3 \times T_{cy(PCLK)}$ + 9.7	ns
t _{h(Q)}	data output hold time			-	-	$2 \times T_{cy(PCLK)} + 7.1$	ns

[1] $T_{cy(clk)} = 8/BASE_SPI_CLK. T_{cy(PCLK)} = 1/BASE_SPI_CLK.$

32-bit ARM Cortex-M4/M0 microcontroller

Table 27. Dynamic characteristics: Static asynchronous external memory interface ...continued

 $C_L = 22 \text{ pF}$ for EMC_Dn $C_L = 20 \text{ pF}$ for all others; $T_{amb} = -40 \text{ °C}$ to +85 °C; $2.2 \text{ V} \le V_{DD(REG)(3V3)} \le 3.6 \text{ V}$; 2.7 $\text{V} \le V_{DD(IO)} \le 3.6 \text{ V}$; values guaranteed by design; the values in the table have been calculated with WAITTURN = 0x0 in STATICWAITTURN register. Timing parameters are given for single memory access cycles. In a normal read operation, the EMC changes the address while CS is asserted resulting in multiple memory accesses.

Symbol	Parameter ^[1]	Conditions		Min	Тур	Мах	Unit
t _{BLSLBLSH}	BLS LOW to BLS HIGH time	PB = 0	[2]	$-0.9 + (WAITWR - WAITWEN + 1) \times T_{cy(clk)}$	-	$-0.1 + (WAITWR - WAITWEN + 1) \times T_{cy(clk)}$	ns
t _{BLSHEOW}	BLS HIGH to end of write time	PB = 0	[2] [5]	-1.9 + T _{cy(clk)}	-	-0.5 + T _{cy(clk)}	ns
t _{BLSHDNV}	BLS HIGH to data invalid time	PB = 0	[1] [2]	-2.5 + T _{cy(clk)}	-	1.4 + T _{cy(clk)}	ns
t _{CSHEOW}	CS HIGH to end of write time		[5]	-2.0	-	0	ns
t _{BLSHDNV}	BLS HIGH to data invalid time	PB = 1		-2.5	-	1.4	ns
t _{WEHANV}	WE HIGH to address invalid time	PB = 1		-0.9 + T _{cy(clk)}	-	2.4 + T _{cy(clk)}	ns

[1] Parameters specified for 40 % of $V_{DD(IO)}$ for rising edges and 60 % of $V_{DD(IO)}$ for falling edges.

[2] $T_{cy(clk)} = 1/CCLK$ (see LPC43xx User manual).

[4] Start Of Read (SOR): longest of t_{CSLAV}, t_{CSLOEL}, t_{CSLBLSL}.

[5] End Of Write (EOW): earliest of address not valid or EMC_BLSn HIGH.



LPC4350 30 20 10

32-bit ARM Cortex-M4/M0 microcontroller

11.20 SPIFI

Table 35. Dynamic characteristics: SPIFI

 $T_{amb} = -40$ °C to 85 °C; 2.2 V $\leq V_{DD(REG)(3V3)} \leq 3.6$ V; 2.7 V $\leq V_{DD(IO)} \leq 3.6$ V. C_L = 20 pF. Sampled at 90 % and 10 % of the signal level. EHS = 1 for all pins. Simulated values.

Symbol	Parameter	Min	Max	Unit
T _{cy(clk)}	clock cycle time	9.6	-	ns
t _{DS}	data set-up time	2.8	-	ns
t _{DH}	data hold time	0	-	ns
t _{v(Q)}	data output valid time	-	2.6	ns
t _{h(Q)}	data output hold time	0.8	-	ns



NXP Semiconductors

LPC4350/30/20/10

32-bit ARM Cortex-M4/M0 microcontroller

