

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LCD, LVD, POR, PWM, WDT
Number of I/O	42
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 9x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10wlaafa-30

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### **Absolute Maximum Ratings (2/3)**

Parameter	Symbol		Conditions	Ratings	Unit
LCD voltage	V <sub>L1</sub>	V <sub>L1</sub> voltage <sup>Note 1</sup>		-0.3 to +2.8 and -0.3 to V <sub>L4</sub> +0.3	V
	V <sub>L2</sub>	V <sub>L2</sub> voltage <sup>Note 1</sup>		-0.3 to V <sub>L4</sub> +0.3 <sup>Note 2</sup>	V
	V <sub>L3</sub>	V <sub>L3</sub> voltage <sup>Note 1</sup>		-0.3 to V <sub>L4</sub> +0.3 <sup>Note 2</sup>	V
	V <sub>L4</sub>	V <sub>L4</sub> voltage <sup>Note 1</sup>		-0.3 to +6.5	V
	VLCAP	CAPL, CAPH volt	age <sup>Note 1</sup>	-0.3 to V <sub>L4</sub> +0.3 <sup>Note 2</sup>	V
	Vоит	COM0 to COM7	External resistance division method	-0.3 to V <sub>DD</sub> +0.3 <sup>Note 2</sup>	V
		SEG0 to SEG50	Capacitor split method	-0.3 to V <sub>DD</sub> +0.3 <sup>Note 2</sup>	V
		output voltage	Internal voltage boosting method	-0.3 to V <sub>L4</sub> +0.3 <sup>Note 2</sup>	V

- **Notes 1.** This value only indicates the absolute maximum ratings when applying voltage to the V<sub>L1</sub>, V<sub>L2</sub>, V<sub>L3</sub>, and V<sub>L4</sub> pins; it does not mean that applying voltage to these pins is recommended. When using the internal voltage boosting method or capacitance split method, connect these pins to Vss via a capacitor (0.47  $\mu$ F  $\pm$  30%) and connect a capacitor (0.47  $\mu$ F  $\pm$  30%) between the CAPL and CAPH pins.
  - 2. Must be 6.5 V or lower.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Vss: Reference voltage

<R>

## $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, low <sup>Note 1</sup>	lo <sub>L</sub> 1	Per pin for P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P70 to P77, P125 to P127, P130				20.0 <sup>Note 2</sup>	mA
		Per pin for P60 and P61				15.0 <sup>Note 2</sup>	mA
		Total of P40 to P47, P130	$4.0~V \leq V_{DD} \leq 5.5~V$			70.0	mA
		(When duty = 70% <sup>Note 3</sup> )	$2.7 \text{ V} \le V_{DD} \le 4.0 \text{ V}$			15.0	mA
		Total of P00 to P07, P10 to P17, P22 to P27,	$1.8 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V}$			9.0	mA
			$1.6 \text{ V} \le \text{V}_{DD} < 1.8 \text{ V}$			4.5	mA
			$4.0~V \leq V_{DD} \leq 5.5~V$			90.0	mA
			$2.7 \text{ V} \le V_{DD} \le 4.0 \text{ V}$			35.0	mA
		P30 to P35, P50 to P57, P70 to P77, P125 to P127	$1.8 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V}$			20.0	mA
		(When duty = 70% <sup>Note 3</sup> )	$1.6 \text{ V} \le \text{V}_{DD} < 1.8 \text{ V}$			10.0	mA
		Total of all pins (When duty = 70% <sup>Note 3</sup> )				160.0	mA
	l <sub>OL2</sub>	Per pin for P20 and P21				0.4 <sup>Note 2</sup>	mA
		Total of all pins (When duty = 70% <sup>Note 3</sup> )	$1.6~V \le V_{DD} \le 5.5~V$			0.8	mA

- **Notes 1**. Value of the current at which the device operation is guaranteed even if the current flows from an output pin to the Vss pin
  - 2. Do not exceed the total current value.
  - 3. Output current value under conditions where the duty factor  $\leq 70\%$ .


The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = (IoL × 0.7)/(n × 0.01)
  - <Example> Where n = 80% and IoL = 70.0 mA

Total output current of pins =  $(70.0 \times 0.7)/(80 \times 0.01) \approx 61.25 \text{ mA}$ 

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.





 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output voltage, high	V <sub>OH1</sub>	P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57,	$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OH1} = -10.0 \text{ mA}$	V <sub>DD</sub> - 1.5			V
			$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OH1} = -3.0 \text{ mA}$	V <sub>DD</sub> - 0.7			V
			$2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OH1} = -2.0 \text{ mA}$	V <sub>DD</sub> - 0.6			V
			1.8 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V, Іон1 = $-1.5$ mA	V <sub>DD</sub> - 0.5			V
			$1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OH1} = -1.0 \text{ mA}$	V <sub>DD</sub> - 0.5			V
	V <sub>OH2</sub>	P20 and P21	1.6 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V, I <sub>OH2</sub> = -100 $\mu$ A	V <sub>DD</sub> - 0.5			V
Output voltage, low	V <sub>OL1</sub>	P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57,	$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OL1} = 20 \text{ mA}$			1.3	V
		P70 to P77, P125 to P127, P130	$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OL1} = 8.5 \text{ mA}$			0.7	V
			$2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $\text{I}_{OL1} = 3.0 \text{ mA}$			0.6	V
			$2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OL1} = 1.5 \text{ mA}$			0.4	V
			$1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OL1} = 0.6 \text{ mA}$			0.4	V
			$1.6 \text{ V} \le \text{V}_{DD} < 1.8 \text{ V},$ $I_{OL1} = 0.3 \text{ mA}$			0.4	V
	V <sub>OL2</sub>	P20 and P21	$1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OL2} = 400 \ \mu\text{A}$			0.4	V
	Vol3	P60 and P61	$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OL3} = 15.0 \text{ mA}$			2.0	V
			$4.0 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OL3} = 5.0 \text{ mA}$			0.4	V
			$2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $\text{I}_{OL3} = 3.0 \text{ mA}$			0.4	V
			$1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OL3} = 2.0 \text{ mA}$			0.4	V
			1.6 V ≤ V <sub>DD</sub> < 1.8 V, I <sub>OL3</sub> = 1.0 mA			0.4	V

Caution P00, P04 to P07, P16, P17, P35, P42 to P44, P46, P47, P53 to P56, and P130 do not output high level in N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

## 2.3.2 Supply current characteristics

### $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

(1/2)

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply	I <sub>DD1</sub>	Operating	HS (high-	f <sub>HOCO</sub> = 48 MHz <sup>Note 3</sup> ,	Basic	V <sub>DD</sub> = 5.0 V		2.0		mA
current <sup>Note</sup>		mode	speed main) mode <sup>Note 5</sup>	f <sub>IH</sub> = 24 MHz <sup>Note 3</sup>	operation	V <sub>DD</sub> = 3.0 V		2.0		mA
			mode		Normal	V <sub>DD</sub> = 5.0 V		3.8	6.5	mA
					operation	V <sub>DD</sub> = 3.0 V		3.8	6.5	mA
				fHOCO = 24 MHz <sup>Note 3</sup> ,	Basic	V <sub>DD</sub> = 5.0 V		1.7		mA
				f <sub>IH</sub> = 24 MHz <sup>Note 3</sup>	operation	V <sub>DD</sub> = 3.0 V		1.7		mA
					Normal	V <sub>DD</sub> = 5.0 V		3.6	6.1	mA
					operation	V <sub>DD</sub> = 3.0 V		3.6	6.1	mA
				$f_{HOCO} = 16 \text{ MHz}^{\text{Note 3}},$ $f_{IH} = 16 \text{ MHz}^{\text{Note 3}}$	Normal	V <sub>DD</sub> = 5.0 V		2.7	4.7	mA
					operation	V <sub>DD</sub> = 3.0 V		2.7	4.7	mA
			LS (low-	f <sub>HOCO</sub> = 8 MHz <sup>Note 3</sup> ,	Normal	V <sub>DD</sub> = 3.0 V		1.2	2.1	mA
			speed main) mode <sup>Note 5</sup>	f <sub>IH</sub> = 8 MHz <sup>Note 3</sup>	operation	V <sub>DD</sub> = 2.0 V		1.2	2.1	mA
			LV (low-	f <sub>HOCO</sub> = 4 MHz <sup>Note 3</sup> ,	Normal	V <sub>DD</sub> = 3.0 V		1.2	1.8	mA
			voltage main) mode <sup>Note 5</sup>	f <sub>IH</sub> = 4 MHz <sup>Note 3</sup>	operation	V <sub>DD</sub> = 2.0 V		1.2	1.8	mA
	HS (h			$f_{MX} = 20 \text{ MHz}^{\text{Note 2}},$	Normal	Square wave input		3.0	5.1	mA
			speed main) mode <sup>Note 5</sup>	$V_{DD} = 5.0 \text{ V}$	operation	Resonator connection		3.2	5.2	mA
		mode	$f_{MX} = 20 \text{ MHz}^{\text{Note 2}},$	Nomal	Square wave input		2.9	5.1	mA	
			$V_{DD} = 3.0 \text{ V}$	operation	Resonator connection		3.2	5.2	mA	
			f <sub>MX</sub> = 16 MHz <sup>Note 2</sup> ,	Normal	Square wave input		2.5	4.4	mA	
			V <sub>DD</sub> = 5.0 V	operation	Resonator connection		2.7	4.5	mA	
			$V_{DD} = 3.0$ $f_{MX} = 10 \text{ N}$ $V_{DD} = 5.0$	$f_{MX} = 16 \text{ MHz}^{\text{Note 2}},$	Nomal	Square wave input		2.5	4.4	mA
					operation	Resonator connection		2.7	4.5	mA
				$f_{MX} = 10 \text{ MHz}^{\text{Note 2}},$	Normal	Square wave input		1.9	3.0	mA
					operation	Resonator connection		1.9	3.0	mA
				$f_{MX} = 10 \text{ MHz}^{\text{Note 2}},$ $V_{DD} = 3.0 \text{ V}$	Normal operation	Square wave input		1.9	3.0	mA
					· ·	Resonator connection		1.9	3.0	mA
			LS (low- speed main)	$f_{MX} = 8 \text{ MHz}^{\text{Note 2}},$ $V_{DD} = 3.0 \text{ V}$	Normal operation	Square wave input		1.1	2.0	mA
			mode <sup>Note 5</sup>		· .	Resonator connection		1.1	2.0	mA
				$f_{MX} = 8 \text{ MHz}^{\text{Note 2}},$ $V_{DD} = 2.0 \text{ V}$	Normal operation	Square wave input		1.1	2.0	mA
			0.1			Resonator connection		1.1	2.0	mA
			Subsystem clock	$f_{SUB} = 32.768 \text{ kHz}^{Note}$ 4,	Normal operation	Square wave input		4.0	5.4	μΑ
			operation	, T <sub>A</sub> = -40°C	opo.aco.r	Resonator connection		4.3	5.4	μΑ
				f <sub>SUB</sub> = 32.768 kHz Note	Nomal	Square wave input		4.0	5.4	μΑ
				<sup>4</sup> , T <sub>A</sub> = +25°C	operation	Resonator connection		4.3	5.4	μА
				f <sub>SUB</sub> = 32.768 kHz <sup>Note</sup>	Nomal	Square wave input		4.1	7.1	μΑ
			<sup>4</sup> , T <sub>A</sub> = +50°C	operation	Resonator connection		4.4	7.1	μΑ	
				f <sub>SUB</sub> = 32.768 kHz <sup>Note</sup>	Normal	Square wave input		4.3	8.7	μΑ
		4,	<sup>4</sup> , T <sub>A</sub> = +70°C	operation	Resonator connection		4.7	8.7	μΑ	
				f <sub>SUB</sub> = 32.768 kHz <sup>Note</sup>	Normal	Square wave input		4.7	12.0	μΑ
				<sup>4</sup> , T <sub>A</sub> = +85°C	operation	Resonator connection		5.2	12.0	μΑ
				100 0	<u>i</u>	1				

(Notes and Remarks are listed on the next page.)



### 2.5.2 Serial interface IICA

### (1) I<sup>2</sup>C standard mode (1/2)

(Ta = -40 to +85°C, 1.6 V  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V)

Parameter	Symbol	abol Conditions		` `	HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode	
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock	fscL	Normal	$2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$	0	100	0	100	0	100	kHz
frequency	mode: fclk ≥ 1 MHz	$1.8 \text{ V } (2.4 \text{ V}^{\text{Note 3}}) \le V_{\text{DD}} \le 5.5 \text{ V}$	0	100	0	100	0	100	kHz	
			$1.6~V \le V_{DD} \le 5.5~V$	_	_	_	_	0	100	kHz
Setup time of	tsu:sta	2.7 V ≤ V <sub>DD</sub> :	≤ 5.5 V	4.7		4.7		4.7		μs
restart condition		$1.8 \text{ V } (2.4 \text{ V}^{\text{Note 3}}) \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$		4.7		4.7		4.7		μs
		1.6 V ≤ V <sub>DD</sub> :	≤ 5.5 V	_	_	_	_	4.7		μs
Hold time <sup>Note 1</sup>	thd:STA	2.7 V ≤ V <sub>DD</sub> :	4.0		4.0		4.0		μs	
		$1.8 \text{ V } (2.4 \text{ V}^{\text{Note 3}}) \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$		4.0		4.0		4.0		μs
		1.6 V ≤ V <sub>DD</sub> :	≤ 5.5 V	_	_	_	_	4.0		μs
Hold time when	<b>t</b> LOW	2.7 V ≤ V <sub>DD</sub> :	≤ 5.5 V	4.7		4.7		4.7		μs
SCLA0 = "L"		1.8 V (2.4 V	Note 3) $\leq$ V <sub>DD</sub> $\leq$ 5.5 V	4.7		4.7		4.7		μs
		1.6 V ≤ V <sub>DD</sub> :	≤ 5.5 V	_	_	_	_	4.7		μs
Hold time when	<b>t</b> HIGH	2.7 V ≤ V <sub>DD</sub> :	≤ 5.5 V	4.0		4.0		4.0		μS
SCLA0 = "H"		1.8 V (2.4 V	Note 3) $\leq$ V <sub>DD</sub> $\leq$ 5.5 V	4.0		4.0		4.0		μS
		1.6 V ≤ V <sub>DD</sub> :	≤ 5.5 V	_	_	_	_	4.0		μs

(Notes, Caution and Remark are listed on the next page.)

### (3) I2C fast mode plus

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

Parameter	Symbol	Conditions		, .	h-speed Mode	,	LS (low-speed main) Mode		LV (low-voltage main) Mode	
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fscL	Fast mode plus: fclk ≥ 10 MHz	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V	0	1000	-	-	-	-	kHz
Setup time of restart condition	tsu:sta	2.7 V ≤ V <sub>DD</sub> ≤	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V			-	-	-	-	μs
Hold time <sup>Note 1</sup>	thd:sta	2.7 V ≤ V <sub>DD</sub> ≤	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V			_		_		μs
Hold time when SCLA0 ="L"	tLOW	2.7 V ≤ V <sub>DD</sub> ≤	$2.7~\text{V} \leq \text{V}_{\text{DD}} \leq 5.5~\text{V}$			-	-	-		μs
Hold time when SCLA0 ="H"	<b>t</b> HIGH	2.7 V ≤ V <sub>DD</sub> ≤	≦5.5 V	0.26		-	-	-	-	μs
Data setup time (reception)	tsu:dat	2.7 V ≤ V <sub>DD</sub> ≤	≤ 5.5 V	50		-	_	-	-	ns
Data hold time (transmission)Note 2	thd:dat	2.7 V ≤ V <sub>DD</sub> ≤	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V		0.45	-	-	-	-	μs
Setup time of stop condition	tsu:sto	2.7 V ≤ V <sub>DD</sub> ≤	≤ 5.5 V	0.26		-		-	_	μs
Bus-free time	<b>t</b> BUF	2.7 V ≤ V <sub>DD</sub> ≤	≤ 5.5 V	0.5		-	-	-	-	μs

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.


2. The maximum value (MAX.) of thd:DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.

**Remark** The maximum value of  $C_b$  (communication line capacitance) and the value of  $R_b$  (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode plus:  $C_b$  = 120 pF,  $R_b$  = 1.1 k $\Omega$ 

### **IICA** serial transfer timing



## (Ta = -40 to +105°C, 2.4 V $\leq$ VDD $\leq$ 5.5 V, Vss = 0 V)

(2/2)

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply	I <sub>DD2</sub> Note 2	HALT	HS (high-	fHOCO = 48 MHz <sup>Note 4</sup> ,	V <sub>DD</sub> = 5.0 V		0.71	2.55	mA
current Note 1		mode	speed main) mode <sup>Note 7</sup>	f <sub>IH</sub> = 24 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		0.71	2.55	mA
				fHOCO = 24 MHz <sup>Note 4</sup> ,	V <sub>DD</sub> = 5.0 V		0.49	1.95	mA
				f <sub>IH</sub> = 24 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		0.49	1.95	mA
			$f_{HOCO} = 16 \text{ MHz}^{\text{Note 4}}, \qquad V_{DD} = 5.0 \text{ V}$	V <sub>DD</sub> = 5.0 V		0.43	1.50	mA	
				f <sub>IH</sub> = 16 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		0.43	1.50	mA
			HS (high-	f <sub>MX</sub> = 20 MHz <sup>Note 3</sup> ,	Square wave input		0.31	1.76	mA
			speed main) mode <sup>Note 7</sup>	V <sub>DD</sub> = 5.0 V	Resonator connection		0.48	1.92	mA
				f <sub>MX</sub> = 20 MHz <sup>Note 3</sup> ,	Square wave input		0.29	1.76	mA
				V <sub>DD</sub> = 3.0 V	Resonator connection		0.48	1.92	mA
				f <sub>MX</sub> = 10 MHz <sup>Note 3</sup> ,	Square wave input		0.20	0.96	mA
				V <sub>DD</sub> = 5.0 V	Resonator connection		0.28	1.07	mA
				f <sub>MX</sub> = 10 MHz <sup>Note 3</sup> ,	Square wave input		0.19	0.96	mA
			Subsystem for clock 1	V <sub>DD</sub> = 3.0 V	Resonator connection		0.28	1.07	mA
				f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup> ,	Square wave input		0.34	0.62	μΑ
				T <sub>A</sub> = -40°C	Resonator connection		0.51	0.80	μΑ
			operation	operation f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup> ,	Square wave input		0.38	0.62	μΑ
			T <sub>A</sub> = +25°C	Resonator connection		0.57	0.80	μΑ	
				fsub = 32.768 kHz <sup>Note 5</sup> ,	Square wave input		0.46	2.30	μΑ
				T <sub>A</sub> = +50°C	Resonator connection		0.67	2.49	μΑ
				fsub = 32.768 kHz <sup>Note 5</sup> ,	Square wave input		0.65	4.03	μΑ
				T <sub>A</sub> = +70°C	Resonator connection		0.91	4.22	μΑ
				fsub = 32.768 kHz <sup>Note 5</sup> ,	Square wave input		1.00	8.04	μΑ
				T <sub>A</sub> = +85°C	Resonator connection		1.31	8.23	μΑ
				f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup> ,	Square wave input		3.05	27.00	μΑ
				T <sub>A</sub> = +105°C	Resonator connection		3.24	27.00	μΑ
	I <sub>DD3</sub> Note 6	STOP	T <sub>A</sub> = -40°C				0.18	0.52	μΑ
		mode <sup>Note 8</sup> $T_A = +25^{\circ}C$				0.24	0.52	μΑ	
	T <sub>A</sub> = +50°C				0.33	2.21	μΑ		
			T <sub>A</sub> = +70°C				0.53	3.94	μΑ
	T <sub>A</sub> = +85°C				0.93	7.95	μΑ		
			T <sub>A</sub> = +105°C				2.91	25.00	μΑ

(Notes and Remarks are listed on the next page.)

- Notes 1. Total current flowing into V<sub>DD</sub>, including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub> or V<sub>SS</sub>. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the LCD controller/driver, A/D converter, LVD circuit, comparator, I/O port, on-chip pull-up/pull-down resistors, and the current flowing during data flash rewrite.
  - 2. During HALT instruction execution by flash memory.
  - 3. When high-speed on-chip oscillator and subsystem clock are stopped.
  - 4. When high-speed system clock and subsystem clock are stopped.
  - 5. When high-speed on-chip oscillator and high-speed system clock are stopped.
    When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the real-time clock 2 is included. The current flowing into the clock output/buzzer output, 12-bit interval timer, and watchdog timer is not included.
  - **6.** The current flowing into the real-time clock 2, clock output/buzzer output, 12-bit interval timer, and watchdog timer is not included.
  - 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: 2.7 V  $\leq$  VDD  $\leq$  5.5 V@1 MHz to 24 MHz

 $2.4~V \leq V_{DD} \leq 5.5~V@1~MHz$  to 16 MHz

- 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  - 2. fHOCO: High-speed on-chip oscillator clock frequency (48 MHz max.)
  - 3. fin: High-speed on-chip oscillator clock frequency (24 MHz max.)
  - 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
  - 5. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25°C

#### Notes 1. Current flowing to VDD.

- 2. When high speed on-chip oscillator and high-speed system clock are stopped.
- 3. Current flowing only to the real-time clock 2 (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The value of the current for the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IRTC, when the real-time clock 2 operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added. IDD2 subsystem clock operation includes the operational current of real-time clock 2.
- **4.** Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The value of the current for the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and ITMKA, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added.
- 5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer operates.
- **6.** Current flowing only to the A/D converter. The current value of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
- 7. Current flowing only to the LVD circuit. The current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVD when the LVD circuit operates.
- 8. Current flowing only during data flash rewrite.
- 9. Current flowing only during self programming.
- 10. For shift time to the SNOOZE mode, see 21.3.3 SNOOZE mode in the RL78/L13 User's Manual.
- 11. Current flowing only to the comparator circuit. The current value of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ICMP when the comparator circuit operates.
- 12. Current flowing only to the LCD controller/driver. The value of the current for the RL78 microcontrollers is the sum of the supply current (IDD1 or IDD2) and LCD operating current (ILCD1, ILCD2, or ILCD3), when the LCD controller/driver operates in operation mode or HALT mode. However, not including the current flowing into the LCD panel. Conditions of the TYP. value and MAX. value are as follows.
  - Setting 20 pins as the segment function and blinking all
  - Selecting fsuB for system clock when LCD clock = 128 Hz (LCDC0 = 07H)
  - Setting four time slices and 1/3 bias
- **13.** Not including the current flowing into the external division resistor when using the external resistance division method.
- Remarks 1. fil: Low-speed on-chip oscillator clock frequency
  - 2. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
  - 3. fclk: CPU/peripheral hardware clock frequency
  - **4.** The temperature condition for the TYP. value is  $T_A = 25^{\circ}C$ .



## 3.4 AC Characteristics

## (Ta = -40 to +105°C, 2.4 V $\leq$ VDD $\leq$ 5.5 V, Vss = 0 V)

Parameter	Symbol		Coi	nditions		MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum	Tcy	Main system	HS (high		$2.7~V \le V_{DD} \le 5.5~V$	0.0417		1	μS
instruction execution time)		clock (fmain) operation	main) m	ode	2.4 V ≤ V <sub>DD</sub> < 2.7 V	0.0625		1	μs
		Subsystem clo operation	ck (fsuв)		$2.4~V \le V_{DD} \le 5.5~V$	28.5	30.5	31.3	μs
		In the self	HS (high	n-speed	$2.7~V \le V_{DD} \le 5.5~V$	0.0417		1	μS
		programming mode	main) m	ode	$2.4 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V}$	0.0625		1	μs
External system clock	fex	2.7 V ≤ V <sub>DD</sub> ≤ 5	5.5 V			1.0		20.0	MHz
frequency		2.4 V ≤ V <sub>DD</sub> < 2	2.7 V			1.0		16.0	MHz
	fexs					32		35	kHz
External system clock input	texh, texl	2.7 V ≤ V <sub>DD</sub> ≤ 5	5.5 V			24			ns
high-level width, low-level		2.4 V ≤ V <sub>DD</sub> < 2	2.7 V			30			ns
width	texhs, texhs					13.7			μS
TI00 to TI07 input high-level width, low-level width	tтін, tті∟					1/fмск+ 10			ns
TO00 to TO07, TKBO00 <sup>Note</sup> ,	<b>f</b> то	HS (high-spee	d main)	4.0 V ≤	V <sub>DD</sub> ≤ 5.5 V			12	MHz
TKBO01-0 to TKBO01-2 <sup>Note</sup>		mode		2.7 V ≤	V <sub>DD</sub> < 4.0 V			8	MHz
output frequency				2.4 V ≤	V <sub>DD</sub> < 2.7 V			4	MHz
PCLBUZ0, PCLBUZ1 output	<b>f</b> PCL	HS (high-spee	d main)	4.0 V ≤	$V_{DD} \le 5.5 \text{ V}$			16	MHz
frequency		mode		2.7 V ≤	V <sub>DD</sub> < 4.0 V			8	MHz
				2.4 V ≤	V <sub>DD</sub> < 2.7 V			4	MHz
Interrupt input high-level width, low-level width	tinth, tintl	INTP0 to INTP	7	2.4 V ≤	V <sub>DD</sub> ≤ 5.5 V	1			μs
Key interrupt input high-level width, low-level width	tkrh, tkrl	KR0 to KR7		2.4 V ≤	V <sub>DD</sub> ≤ 5.5 V	250		_	ns
IH-PWM output restart input high-level width	tihr	INTP0 to INTP	7			2			fськ
TMKB2 forced output stop input high-level width	tihr	INTP0 to INTP	2			2			fclk
RESET low-level width	<b>t</b> RSL					10			μS

(Note and Remark are listed on the next page.)



**Notes 5.** The smaller maximum transfer rate derived by using fmck/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.4 V  $\leq$  VDD < 3.3 V and 1.6 V  $\leq$  Vb  $\leq$  2.0 V


Maximum transfer rate = 
$$\frac{1}{\{-C_b \times R_b \times ln (1 - \frac{1.5}{V_b})\} \times 3} [bps]$$

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln{(1 - \frac{1.5}{V_b})}\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \, [\%]$$


- \* This value is the theoretical value of the relative difference between the transmission and reception sides.
- **6.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to **Note 5** above to calculate the maximum transfer rate under conditions of the customer.


Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

**UART** mode connection diagram (during communication at different potential)



### UART mode bit width (during communication at different potential) (reference)





- **Remarks 1.** R<sub>b</sub>[ $\Omega$ ]: Communication line (TxDq) pull-up resistance, C<sub>b</sub>[F]: Communication line (TxDq) load capacitance, V<sub>b</sub>[V]: Communication line voltage
  - 2. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 3)
  - 3. fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))


# (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (1/2) $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol		Conditions	HS (high-speed	l main) Mode	Unit
				MIN.	MAX.	
SCKp cycle time	tkcy1	tkcy1 ≥ 4/fclk	$ \begin{aligned} 4.0 & \ V \le V_{DD} \le 5.5 \ V, \\ 2.7 & \ V \le V_b \le 4.0 \ V, \\ C_b & = 30 \ pF, \ R_b = 1.4 \ k\Omega \end{aligned} $	600		ns
			$ \begin{aligned} &2.7 \; V \leq V_{DD} < 4.0 \; V, \\ &2.3 \; V \leq V_b \leq 2.7 \; V, \\ &C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega \end{aligned} $	1000		ns
			$2.4 \ V \le V_{DD} < 3.3 \ V,$ $1.6 \ V \le V_b \le 1.8 \ V,$ $C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega$	2300		ns
SCKp high-level width	<b>t</b> кн1	$4.0 \text{ V} \le \text{V}_{DD} \le C_b = 30 \text{ pF}, \text{ F}$	$6.5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V},$ $R_b = 1.4 \text{ k}\Omega$	tkcy1/2 – 150		ns
		$2.7 \text{ V} \leq \text{V}_{DD} \leq C_b = 30 \text{ pF, F}$	$4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V},$ $R_b = 2.7 \text{ k}\Omega$	tксү1/2 - 340		ns
		2.4 V ≤ V <sub>DD</sub> < C <sub>b</sub> = 30 pF, F	$ = 3.3 \text{ V}, 1.6 \text{ V} \le \text{V}_b \le 2.0 \text{ V}, $ $ = 5.5 \text{ k}Ω $	tkcy1/2 - 916		ns
SCKp low-level width	t <sub>KL1</sub>	$4.0 \text{ V} \le \text{V}_{DD} \le C_b = 30 \text{ pF, F}$	$6.5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_{\text{b}} \le 4.0 \text{ V},$ $R_{\text{b}} = 1.4 \text{ k}\Omega$	tксү1/2 – 24		ns
			$2.7~V \leq V_{DD} < 4.0~V,~2.3~V \leq V_b \leq 2.7~V,$ $C_b = 30~pF,~R_b = 2.7~k\Omega$			ns
		2.4 V ≤ V <sub>DD</sub> < C <sub>b</sub> = 30 pF, F	$3.3 \text{ V}$ , 1.6 V $\leq$ V <sub>b</sub> $\leq$ 2.0 V, $R_b = 5.5 \text{ k}\Omega$	tkcy1/2 - 100		ns
SIp setup time (to SCKp↑) <sup>Note 1</sup>	tsık1	$4.0 \text{ V} \le \text{V}_{DD} \le C_b = 30 \text{ pF}, \text{ F}$	$6.5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V},$ $R_b = 1.4 \text{ k}\Omega$	162		ns
		$2.7 \text{ V} \le \text{V}_{DD} \le \text{C}_b = 30 \text{ pF}, \text{ F}$	$4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V},$ $R_b = 2.7 \text{ k}\Omega$	354		ns
		$2.4 \text{ V} \le \text{V}_{DD} \le C_b = 30 \text{ pF}, \text{ F}$	$ 3.3 \text{ V}, 1.6 \text{ V} \le \text{V}_b \le 2.0 \text{ V}, $ $ R_b = 5.5 \text{ k}Ω $	958		ns
SIp hold time (from SCKp↑) <sup>Note 1</sup>	t <sub>KSI1</sub>	$4.0 \text{ V} \le \text{V}_{DD} \le C_b = 30 \text{ pF}, \text{ F}$	$6.5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V},$ $R_b = 1.4 \text{ k}\Omega$	38		ns
		$2.7 \text{ V} \le \text{V}_{DD} \le C_b = 30 \text{ pF}, \text{ F}$	$4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V},$ $R_b = 2.7 \text{ k}\Omega$	38		ns
		$2.4 \text{ V} \le \text{V}_{DD} \le C_b = 30 \text{ pF}, \text{ F}$	$3.3 \text{ V}, 1.6 \text{ V} \le \text{V}_b \le 2.0 \text{ V},$ $R_b = 5.5 \text{ k}\Omega$	38		ns
Delay time from SCKp↓ to SOp output <sup>Note 1</sup>	tkso1	$4.0 \text{ V} \le \text{V}_{DD} \le C_b = 30 \text{ pF}, \text{ F}$	$6.5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V},$ $R_b = 1.4 \text{ k}\Omega$		200	ns
		$2.7 \text{ V} \le \text{V}_{DD} \le C_b = 30 \text{ pF}, \text{ F}$	$4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V},$ $R_b = 2.7 \text{ k}\Omega$		390	ns
		$2.4 \text{ V} \le \text{V}_{DD} \le C_b = 30 \text{ pF}, \text{ F}$	$3.3 \text{ V}, 1.6 \text{ V} \le \text{V}_b \le 2.0 \text{ V},$ $R_b = 5.5 \text{ k}\Omega$		966	ns


(Note,  ${\bf Caution}$  and  ${\bf Remark}$  are listed on the next page.)



## CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



## CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



**Remark** p: CSI number (p = 00, 10), m: Unit number, n: Channel number (mn = 00, 02), g: PIM and POM number (g = 0, 1)

# (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified $I^2C$ mode) (1/2) (T<sub>A</sub> = -40 to +105°C, 2.4 V $\leq$ V<sub>DD</sub> $\leq$ 5.5 V, V<sub>SS</sub> = 0 V)

Parameter	Symbol	Conditions	HS (high-spe	ed main) Mode	Unit
			MIN.	MAX.	
SCLr clock frequency	fscL	$ \begin{aligned} 4.0 \; V &\leq V_{DD} \leq 5.5 \; V, \; 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b &= 50 \; pF, \; R_b = 2.7 \; k\Omega \end{aligned} $		400 <sup>Note 1</sup>	kHz
				400 <sup>Note 1</sup>	kHz
				100 <sup>Note 1</sup>	kHz
				100 <sup>Note 1</sup>	kHz
				100 <sup>Note 1</sup>	kHz
Hold time when SCLr = "L"	tLOW	$ \begin{aligned} 4.0 \; V &\leq V_{DD} \leq 5.5 \; V, \; 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b &= 50 \; pF, \; R_b = 2.7 \; k\Omega \end{aligned} $	1200		ns
			1200		ns
		$ \begin{cases} 4.0 \; V \leq V_{DD} \leq 5.5 \; V, \; 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 100 \; pF, \; R_b = 2.8 \; k\Omega \end{cases} $	4600		ns
			4600		ns
			4650		ns
Hold time when SCLr = "H"	tнісн	$ \begin{aligned} 4.0 \; V &\leq V_{DD} \leq 5.5 \; V, \; 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b &= 50 \; pF, \; R_b = 2.7 \; k\Omega \end{aligned} $	620		ns
			500		ns
			2700		ns
		$ 2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.0 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, $ $ C_{\text{b}} = 100 \text{ pF}, \ R_{\text{b}} = 2.7 \text{ k}\Omega $	2400		ns
		$ 2.4 \text{ V} \leq \text{V}_{\text{DD}} \leq 3.3 \text{ V}, \ 1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V}, \\ C_{\text{b}} = 100 \text{ pF}, \ R_{\text{b}} = 5.5 \text{ k}\Omega $	1830		ns

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)

### 3.6.3 Comparator

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

Parameter	Symbol	Co	onditions	MIN.	TYP.	MAX.	Unit
Input voltage range	Ivref			0		V <sub>DD</sub> – 1.4	V
	Ivcmp			-0.3		V <sub>DD</sub> + 0.3	V
Output delay	td	$V_{DD}$ = 3.0 V Input slew rate > 50 mV/ $\mu$ s	Comparator high-speed mode, standard mode			1.2	μs
			Comparator high-speed mode, window mode			2.0	μS
			Comparator low-speed mode, standard mode		3.0	5.0	μs
High-electric-potential reference voltage	VTW+	Comparator high-speed mode window mode	e,	0.66V <sub>DD</sub>	0.76V <sub>DD</sub>	0.86V <sub>DD</sub>	V
Low-electric-potential reference voltage	VTW-	Comparator high-speed mode window mode	Э,	0.14V <sub>DD</sub>	0.24V <sub>DD</sub>	0.34V <sub>DD</sub>	V
Operation stabilization wait time	tсмр			100			μs
Internal reference output voltage <sup>Note</sup>	V <sub>BGR</sub>	$2.4 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V},  HS (high-$	-speed main) mode	1.38	1.45	1.50	V


Note Cannot be used in subsystem clock operation and STOP mode.

### 3.6.4 POR circuit characteristics

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, \text{ Vss} = 0 \text{ V})$ 

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage VPOR		When power supply rises	1.45	1.51	1.57	V
	V <sub>PDR</sub>	When power supply falls	1.44	1.50	1.56	V
Minimum pulse widthNote	T <sub>PW</sub>		300			μs

Note This is the time required for the POR circuit to execute a reset operation when V<sub>DD</sub> falls below V<sub>PDR</sub>. When the microcontroller enters STOP mode and when the main system clock (f<sub>MAIN</sub>) has been stopped by setting bit 0 (HIOSTOP) and bit 7 (MSTOP) of the clock operation status control register (CSC), this is the time required for the POR circuit to execute a reset operation between when V<sub>DD</sub> falls below 0.7 V and when V<sub>DD</sub> rises to V<sub>POR</sub> or higher.



### (2) 1/4 bias method

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
LCD output voltage variation range	V <sub>L1</sub>	C1 to C5 <sup>Note 1</sup>	VLCD = 04H	0.90	1.00	1.08	V
		= 0.47 $\mu$ F <sup>Note 2</sup>	VLCD = 05H	0.95	1.05	1.13	V
			VLCD = 06H	1.00	1.10	1.18	V
			VLCD = 07H	1.05	1.15	1.23	V
			VLCD = 08H	1.10	1.20	1.28	٧
			VLCD = 09H	1.15	1.25	1.33	V
			VLCD = 0AH	1.20	1.30	1.38	٧
Doubler output voltage	V <sub>L2</sub>	C1 to C5 <sup>Note 1</sup> = 0.47 $\mu$ F		2 V <sub>L1</sub> – 0.08	2 V <sub>L1</sub>	2 V <sub>L1</sub>	V
Tripler output voltage	V <sub>L3</sub>	C1 to C5 <sup>Note 1</sup> = 0.47 $\mu$ F		3 V <sub>L1</sub> – 0.12	3 V <sub>L1</sub>	3 V <sub>L1</sub>	V
Quadruply output voltage	V <sub>L4</sub>	C1 to C5 <sup>Note 1</sup> = 0.47 $\mu$ F		4 V <sub>L1</sub> – 0.16	4 V <sub>L1</sub>	4 V <sub>L1</sub>	V
Reference voltage setup timeNote 2	tvwait1			5			ms
Voltage boost wait time <sup>Note 3</sup>	tvwait2	C1 to C5 <sup>Note 1</sup> = 0.47 $\mu$ F		500			ms

Notes 1. This is a capacitor that is connected between voltage pins used to drive the LCD.

- C1: A capacitor connected between CAPH and CAPL
- C2: A capacitor connected between V<sub>L1</sub> and GND
- C3: A capacitor connected between V<sub>L2</sub> and GND
- C4: A capacitor connected between VL3 and GND
- C5: A capacitor connected between V<sub>L4</sub> and GND

C1 = C2 = C3 = C4 = C5 = 0.47 
$$\mu$$
F  $\pm$  30%

- 2. This is the time required to wait from when the reference voltage is specified by using the VLCD register (or when the internal voltage boosting method is selected (by setting the MDSET1 and MDSET0 bits of the LCDM0 register to 01B) if the default value reference voltage is used) until voltage boosting starts (VLCON = 1)
- 3. This is the wait time from when voltage boosting is started (VLCON = 1) until display is enabled (LCDON = 1).

### 3.7.3 Capacitor split method

#### (1) 1/3 bias method

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le V_D \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
V <sub>L4</sub> voltage	V <sub>L4</sub>	C1 to C4 = 0.47 $\mu$ F <sup>Note 2</sup>		V <sub>DD</sub>		٧
V <sub>L2</sub> voltage	V <sub>L2</sub>	C1 to C4 = $0.47 \ \mu F^{\text{Note 2}}$	2/3 V <sub>L4</sub> – 0.1	2/3 V <sub>L4</sub>	2/3 V <sub>L4</sub> + 0.1	٧
V <sub>L1</sub> voltage	V <sub>L1</sub>	C1 to C4 = 0.47 $\mu$ F <sup>Note 2</sup>	1/3 V <sub>L4</sub> – 0.1	1/3 V <sub>L4</sub>	1/3 V <sub>L4</sub> + 0.1	V
Capacitor split wait timeNote 1	tvwait		100			ms

Notes 1. This is the wait time from when voltage bucking is started (VLCON = 1) until display is enabled (LCDON = 1).

- 2. This is a capacitor that is connected between voltage pins used to drive the LCD.
  - C1: A capacitor connected between CAPH and CAPL
  - C2: A capacitor connected between V<sub>L1</sub> and GND
  - C3: A capacitor connected between VL2 and GND
  - C4: A capacitor connected between V<sub>L4</sub> and GND
  - $C1 = C2 = C3 = C4 = 0.47 \text{ pF} \pm 30 \%$



R5F10WMAAFB, R5F10WMCAFB, R5F10WMDAFB, R5F10WMEAFB, R5F10WMFAFB, R5F10WMGAFB, R5F10WMAGFB, R5F10WMCGFB, R5WMCGFB, R5WMCGF



<b>Revision History</b>
-------------------------

### RL78/L13 Data Sheet

		Description			
Rev.	Date	Page	Summary		
0.01	Apr 13, 2012	-	First Edition issued		
0.02	Oct 31, 2012	-	Change of the number of segment pins		
			• 64-pin products: 36 pins		
			• 80-pin products: 51 pins		
2.10	Aug 12, 2016	1	Modification of features of 16-bit timer and 16-bit timer KB20 (IH) in 1.1 Features		
		5	Addition of product name (RL78/L13) and description (Top View) in 1.3.1 64-pin products		
		6	Addition of product name (RL78/L13) and description (Top View) in 1.3.2 80-pin products		
		10	Modification of functional overview of main system clock in 1.6 Outline of Functions		
		15	Modification of description in Absolute Maximum Ratings (3/3)		
		17, 18	Modification of description in 2.3.1 Pin characteristics		
		38	Modification of remark 3 in 2.5.1 (4) During communication at same potential (simplified I <sup>2</sup> C mode)		
		68	Modification of the title and note, and addition of caution in 2.8 RAM Data Retention Characteristics		
		70	Addition of Remark		
		74	Modification of description in Absolute Maximum Ratings (T <sub>A</sub> = 25 °C) (3/3)		
		76	Modification of description in 3.3.1 Pin characteristics		
		95	Modification of remark 3 in 3.5.1 (4) During communication at same potential (simplified I <sup>2</sup> C mode)		
		118	Modification of the title and note, and addition of caution in 3.8 RAM Data Retention Characteristics		

All trademarks and registered trademarks are the property of their respective owners.

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc.

### Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information
- 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein
- 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, lease evaluate the safety of the final products or systems manufactured by you
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics



#### **SALES OFFICES**

## Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information.

Renesas Electronics America Inc. 2801 Scott Boulevard Santa Clara, CA 95050-2549, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3 Tel: +1-905-237-2004

Renesas Electronics Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, German Tel: +49-211-6503-0, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd. Room 1709, Quantum Plaza. No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tel: +88-10-8235-1155, Fax: +88-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333
Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

Renesas Electronics Hong Kong Limited

Treireads Electronics from Knotig Limited
Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2265-6688, Fax: +852 2886-9022

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit #06-02 Hyllux Innovation Centre, Singapore 339949 Tel: +65-6213-0200, Fax: +65-6213-0300

1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia +60-3-7955-9390, Fax: +60-3-7955-9510 Renesas Electronics Malaysia Sdn.Bhd. Unit 1207, Block B. Menara Amcorp, Amco

Renesas Electronics India Pvt. Ltd. No.777C, 100 Feet Road, HAL II Stage, Indiranagar, Bangalore, India Tel: +91-80-67208700, Fax: +91-80-67208777

Renesas Electronics Korea Co., Ltd. 12F., 234 Teheran-ro, Gangnam-Gu, Seoul, 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141