

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LCD, LVD, POR, PWM, WDT
Number of I/O	42
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 9x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10wlaafa-x0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2. ELECTRICAL SPECIFICATIONS ($T_A = -40$ to +85°C)

Target productsA: Consumer applications; TA = -40 to +85°CR5F10WLAAFA, R5F10WLCAFA, R5F10WLDAFA,R5F10WLEAFA, R5F10WLFAFA, R5F10WLGAFA,R5F10WLAAFB, R5F10WLCAFB, R5F10WLDAFB,R5F10WLEAFB, R5F10WLFAFB, R5F10WLGAFB,R5F10WMAAFA, R5F10WMCAFA, R5F10WMDAFA,R5F10WMEAFA, R5F10WMCAFA, R5F10WMGAFA,R5F10WMAAFB, R5F10WMCAFB, R5F10WMDAFA,R5F10WMEAFA, R5F10WMCAFB, R5F10WMDAFA,R5F10WMEAFB, R5F10WMCAFB, R5F10WMGAFA,R5F10WMEAFB, R5F10WMCAFB, R5F10WMDAFB,R5F10WMEAFB, R5F10WMCAFB, R5F10WMDAFB,

G: Industrial applications; when using T_A = -40 to +105°C specification products at T_A = -40 to +85°C R5F10WLAGFB, R5F10WLCGFB, R5F10WLDGFB, R5F10WLEGFB, R5F10WLFGFB, R5F10WLGGFB R5F10WMAGFB, R5F10WMCGFB, R5F10WMDGFB, R5F10WMEGFB, R5F10WEGFB, R5F10WEGFB,

- Cautions 1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
 - 2. The pins mounted depend on the product. See 2.1 Port Function to 2.2.1 With functions for each product in the RL78/L13 User's Manual.



	Parameter	Symbol		Conditions	Ratings	Unit
<r></r>	Output current, high	Іон1	Per pin	P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P60, P61, P70 to P77, P125 to P127, P130	-40	mA
			Total of all pins –170 mA	P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P60, P61, P70 to P77, P125 to P127, P130	-170	mA
<r></r>		Іон2	Per pin	P20, P21	-0.5	mA
<k></k>			Total of all pins		-1	mA
<r></r>	Output current, low	IOL1	Per pin	P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P60, P61, P70 to P77, P125 to P127, P130	40	mA
			Total of all pins	P40 to P47, P130	70	mA
<r></r>			170 mA	P00 to P07, P10 to P17, P22 to P27, P30 to P35, P50 to P57, P60, P61, P70 to P77, P125 to P127	100	mA
<r></r>		IOL2	Per pin	P20, P21	1	mA
<r></r>			Total of all pins		2	mA
	Operating ambient	Та	In normal operation	on mode	-40 to +85	°C
	temperature		In flash memory p	programming mode		
	Storage temperature	Tstg			-65 to +150	°C

Absolute Maximum Ratings (3/3)

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



<

2.3 DC Characteristics

2.3.1 Pin characteristics

(TA = -40 to +85°C, 1.6 V \leq VDD \leq 5.5 V, Vss = 0 V)

	Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
	Output current, high ^{Note 1}	Іонт	Per pin for P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P70 to P77, P125 to P127, P130	$1.6~V \leq V_{\text{DD}} \leq 5.5~V$			-10.0 ^{Note 2}	mA
R>		Гонг	Total of P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P70 to P77, P125 to P127, P130	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			-90.0	mA
				$2.7~V \leq V_{\text{DD}} < 4.0~V$			-15.0	mA
				$1.8 \text{ V} \leq V_{\text{DD}} < 2.7 \text{ V}$			-7.0	mA
			(When duty = 70% ^{Note 3})	$1.6~V \leq V_{\text{DD}} < 1.8~V$			-3.0	mA
			Per pin for P20 and P21	$1.6~V \leq V_{\text{DD}} \leq 5.5~V$			-0.1 ^{Note 2}	mA
			Total of all pins (When duty = 70% ^{Note 3})	$1.6~V \leq V_{\text{DD}} \leq 5.5~V$			-0.2	mA

- Notes 1. Value of the current at which the device operation is guaranteed even if the current flows from the V_{DD} pin to an output pin
 - 2. Do not exceed the total current value.
 - **3.** Output current value under conditions where the duty factor \leq 70%.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = (IOH × 0.7)/(n × 0.01)
- <Example> Where n = 80% and IoH = -90.0 mA

Total output current of pins = $(-90.0 \times 0.7)/(80 \times 0.01) \approx -78.75$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Caution P00, P04 to P07, P16, P17, P35, P42 to P44, P46, P47, P53 to P56, and P130 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



- **Notes 1.** Total current flowing into V_{DD}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD} or V_{SS}. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the LCD controller/driver, A/D converter, LVD circuit, comparator, I/O port, on-chip pull-up/pull-down resistors, and the current flowing during data flash rewrite.
 - 2. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 3. When high-speed system clock and subsystem clock are stopped.
 - 4. When high-speed on-chip oscillator and high-speed system clock are stopped. When setting ultra-low power consumption oscillation (AMPHS1 = 1). The current flowing into the LCD controller/driver, 16-bit timer KB20, real-time clock 2, 12-bit interval timer, and watchdog timer is not included.
 - 5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below. HS (high-speed main) mode: $2.7 V \le V_{DD} \le 5.5 V@1 MHz$ to 24 MHz $2.4 V \le V_{DD} \le 5.5 V@1 MHz$ to 16 MHz
 - LS (low-speed main) mode: $1.8 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}_{\odot}$ 1 MHz to 8 MHz
 - LV (low-voltage main) mode: $1.6 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}_{\odot} 1 \text{ MHz}$ to 4 MHz
- **Remarks 1.** fMX: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fHOCO: High-speed on-chip oscillator clock frequency (48 MHz max.)
 - 3. fin: High-speed on-chip oscillator clock frequency (24 MHz max.)
 - **4.** fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 5. Except subsystem clock operation, temperature condition of the TYP. value is $T_A = 25^{\circ}C$



(5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (2/2)

<u> </u>										
Parameter	Symbol		Conditions	HS (hig main)	h-speed Mode	LS (lov main)	v-speed Mode	LV (low main)	-voltage Mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate		Trans mission			Note 1		Note 1		Note 1	bps
			$\label{eq:transfer} \begin{array}{l} Theoretical value of the maximum \\ transfer rate \\ (C_b = 50 \mbox{ pF}, \mbox{ R}_b = 1.4 \mbox{ k}\Omega, \mbox{ V}_b = 2.7 \mbox{ V}) \end{array}$		2.8 ^{Note 2}		2.8 ^{Note 2}		2.8 ^{Note 2}	Mbps
			$\begin{array}{l} 2.7 \ V \leq V_{DD} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V \end{array}$		Note 3		Note 3		Note 3	bps
			$\label{eq:transfer} \begin{array}{l} \mbox{Theoretical value of the maximum} \\ \mbox{transfer rate} \\ \mbox{(C}_b = 50 \mbox{ pF}, \mbox{ R}_b = 2.7 \mbox{ k}\Omega, \mbox{ V}_b = 2.3 \mbox{ V}) \end{array}$		1.2 ^{Note 4}		1.2 ^{Note 4}		1.2 ^{Note 4}	Mbps
			$\begin{array}{l} 1.8 \; V \; (2.4 \; V^{\text{Note 8}}) \leq V_{\text{DD}} < 3.3 \; V, \\ 1.6 \; V \leq V_b \leq 2.0 \; V \end{array}$		Notes 5, 6		Notes 5, 6		Notes 5, 6	bps
			Theoretical value of the maximum transfer rate $(C_{b} = 50 \text{ pF}, R_{b} = 5.5 \text{ k}\Omega, V_{b} = 1.6 \text{ V})$		0.43 ^{Note 7}		0.43 ^{Note 7}		0.43 ^{Note 7}	Mbps

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

Notes 1. The smaller maximum transfer rate derived by using fMCK/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 4.0 V \leq V_{DD} \leq 5.5 V and 2.7 V \leq V_b \leq 4.0 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.2}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.2}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 [\%]$$

* This value is the theoretical value of the relative difference between the transmission and reception sides.

- This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 1 above to calculate the maximum transfer rate under conditions of the customer.
- **3.** The smaller maximum transfer rate derived by using fMCK/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V \leq V_DD < 4.0 V and 2.3 V \leq V_b \leq 2.7 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.0}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 [\%]$$

* This value is the theoretical value of the relative difference between the transmission and reception sides.

- **4.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to **Note 3** above to calculate the maximum transfer rate under conditions of the customer.
- 5. Use it with $V_{DD} \ge V_b$.



(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input) $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions			h-speed Mode	LS (low main)	/-speed Mode	LV (low- main)	-voltage Mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle	tkCY2	$4.0~V \leq V_{\text{DD}} \leq 5.5~V,$	20 MHz < fмск	12/fмск		_		_		ns
time ^{Note 1}		$2.7~V \leq V_b \leq$	8 MHz < fмск ≤ 20 MHz	10/fмск		_		-		ns
		4.0 V	4 MHz < fмск ≤ 8 MHz	8/fмск		16/fмск		-		ns
			fмск ≤ 4 MHz	6/fмск		10/fмск		10/ f мск		ns
		$2.7 \text{ V} \le \text{V}_{\text{DD}} \le 4.0 \text{ V},$	20 MHz < fмск	16/fмск		_		_		ns
		$2.3~V \leq V_b \leq$	16 MHz < fмск ≤ 20 MHz	14/fмск		_		-		ns
		2.7 V	8 MHz < fмск ≤ 16 MHz	12/fмск		_		-		ns
			4 MHz < fмск ≤ 8 MHz	8/fмск		16/fмск		-		ns
			fмск ≤ 4 MHz	6/fмск		10/fмск		10/ f мск		ns
		1.8 V (2.4 V ^{Note 2}) ≤	20 MHz < fмск	36/f мск		_		-		ns
		V _{DD} < 3.3 V,	16 MHz < fмск ≤ 20 MHz	32/fмск		_		_		ns
		1.6 V ≤ Vb ≤ 2 0 \/Note 3	8 MHz < fмск ≤ 16 MHz	26/fмск		_		_		ns
		2.0 V	4 MHz < fмск ≤ 8 MHz	16/fмск		16/fмск		-		ns
			fмск ≤ 4 MHz	10/fмск		10/fмск		10/ f мск		ns
SCKp high- /low-level width	tкн2, tкL2	$4.0 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}, 2$	$2.7~V \leq V_b \leq 4.0~V$	tксү2/2 – 12		tксү2/2 - 50		tксү2/2 - 50		ns
		$2.7 \text{ V} \le \text{V}_{\text{DD}} < 4.0 \text{ V}, 2$	$2.7 \text{ V} \le V_{\text{DD}} \le 4.0 \text{ V}, 2.3 \text{ V} \le V_{\text{b}} \le 2.7 \text{ V}$			tксү2/2 - 50		tксү2/2 - 50		ns
		$1.8 \vee (2.4 \vee^{Note 2}) \leq \vee$ $1.6 \vee \leq V_b \leq 2.0 \vee^{Note}$	″ _{DD} < 3.3 V, ₃ ₃	tксү2/2 - 50		tксү2/2 – 50		tксү2/2 – 50		ns
SIp setup time (to SCKp↑) ^{Note 4}	tsık2	$4.0 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}, 2$	$2.7~V \leq V_b \leq 4.0~V$	1/fмск + 20		1/fмск + 30		1/fмск + 30		ns
		$2.7 \text{ V} \le \text{V}_{\text{DD}} < 4.0 \text{ V}, 3$	$2.7 \text{ V} \le \text{V}_{\text{DD}} \le 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V}$			1/fмск + 30		1/fмск + 30		ns
		$1.8 \vee (2.4 \vee^{Note 2}) \leq \vee$ $1.6 \vee \leq V_b \leq 2.0 \vee^{Note}$	″ _{DD} < 3.3 V, ₃	1/fмск + 30		1/fмск + 30		1/fмск + 30		ns
SIp hold time (from	tksi2	$4.0~V \leq V_{\text{DD}} \leq 5.5~V,~2$	$2.7 \text{ V} \leq V_b \leq 4.0 \text{ V}$	1/fмск + 31		1/fмск + 31		1/fмск + 31		ns
SCKp↑) ^{Note 5}		$2.7 \text{ V} \le \text{V}_{\text{DD}} < 4.0 \text{ V}, 3$	$2.3 \text{ V} \leq V_b \leq 2.7 \text{ V}$	1/fмск + 31		1/fмск + 31		1/fмск + 31		ns
		$\begin{array}{c} 1.8 \ V \ (2.4 \ V^{\text{Note 2}}) \leq V \\ 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note}} \end{array}$	″ _{DD} < 3.3 V, ₃	1/fмск + 31		1/fмск + 31		1/fмск + 31		ns
Delay time from SCKp↓ to	tĸso2	$4.0 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, 2$ $C_{\text{b}} = 30 \text{ pF}, \text{R}_{\text{b}} = 1.4$	$2.7 \text{ V} \le V_b \le 4.0 \text{ V},$ kΩ		2/fмск + 120		2/fмск + 573		2/fмск + 573	ns
SOp output ^{Note 6}		$2.7 \text{ V} \le \text{V}_{\text{DD}} < 4.0 \text{ V}, 2$ $C_b = 30 \text{ pF}, R_b = 2.7$	$2.3 \text{ V} \leq V_b \leq 2.7 \text{ V},$ kΩ		2/fмск + 214		2/fмск + 573		2/fмск + 573	ns
		$\begin{array}{l} 1.8 \; V \; (2.4 \; V^{\text{Note 2}}) \leq V \\ 1.6 \; V \leq V_b \leq 2.0 \; V^{\text{Note}} \\ C_b = 30 \; pF, \; R_b = 5.5 \end{array}$	/dd < 3.3 V, 33, kΩ		2/fмск + 573		2/fмск + 573		2/fмск + 573	ns

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)



- Notes 1. Transfer rate in SNOOZE mode: MAX. 1 Mbps
 - 2. Condition in HS (high-speed main) mode
 - 3. Use it with $V_{DD} \ge V_b$.
 - **4.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 5. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **6.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp[↑]" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Caution Select the TTL input buffer for the SIp pin and SCKp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

CSI mode connection diagram (during communication at different potential)







CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)







- p: CSI number (p = 00, 10), m: Unit number, n: Channel number (mn = 00, 02), g: PIM and POM number (g = 0, 1)
- fMCK: Serial array unit operation clock frequency
 (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn)
 m: Unit number, n: Channel number (mn = 00, 02))



2.5.2 Serial interface IICA

(1) I²C standard mode (1/2)

(TA = -40 to +85°C, 1.6 V \leq VDD \leq 5.5 V, Vss = 0 V)

Parameter	Symbol	C	Conditions		h-speed Mode	LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit	
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
SCLA0 clock	fsc∟	Normal	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	0	100	0	100	0	100	kHz	
frequency		mode: fc∟к ≥ 1 MHz	mode: fc∟κ ≥ 1 MHz	$\begin{array}{l} 1.8 \ V \ (2.4 \ V^{\text{Note 3}}) \leq \\ V_{\text{DD}} \leq 5.5 \ V \end{array}$	0	100	0	100	0	100	kHz
			$1.6~V \leq V_{\text{DD}} \leq 5.5~V$	Ι	_	Ι	-	0	100	kHz	
Setup time of	me of tsu:sta $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$		4.7		4.7		4.7		μs		
restart condition		1.8 V (2.4 V	Note 3) \leq V _{DD} \leq 5.5 V	4.7		4.7		4.7		μs	
		$1.6 V \le V_{DD} \le$	≦5.5 V	1	_	1	_	4.7		μs	
Hold time ^{Note 1}	thd:sta	$2.7 V \le V_{DD} \le$	≦5.5 V	4.0		4.0		4.0		μs	
		1.8 V (2.4 V	Note 3) \leq VDD \leq 5.5 V	4.0		4.0		4.0		μs	
		$1.6~V \leq V_{\text{DD}} \leq 5.5~V$		-	-	-	-	4.0		μs	
Hold time when	t LOW	$2.7 V \le V_{DD} \le$	≤5.5 V	4.7		4.7		4.7		μs	
SCLA0 = "L"		1.8 V (2.4 V	Note 3) \leq VDD \leq 5.5 V	4.7		4.7		4.7		μs	
		$1.6 V \le V_{DD} \le$	≤5.5 V	-	-	-	-	4.7		μs	
Hold time when	t high	$2.7 V \le V_{DD} \le$	≤5.5 V	4.0		4.0		4.0		μs	
SCLA0 = "H"		1.8 V (2.4 V	Note 3) \leq VDD \leq 5.5 V	4.0		4.0		4.0		μs	
		1.6 V ≤ V _{DD} ≤	5.5 V	_	_	-	_	4.0		μs	

(Notes, Caution and Remark are listed on the next page.)



Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

- 2. This value is indicated as a ratio (%FSR) to the full-scale value.
- When AV_{REFP} < V_{DD}, the MAX. values are as follows.
 Overall error: Add ±4 LSB to the MAX. value when AV_{REFP} = V_{DD}.
 Zero-scale error/Full-scale error: Add ±0.2%FSR to the MAX. value when AV_{REFP} = V_{DD}.
 Integral linearity error/ Differential linearity error: Add ±2 LSB to the MAX. value when AV_{REFP} = V_{DD}.
 Values when the conversion time is set to 57 μs (min.) and 95 μs (max.).
- 5. See 2.6.2 Temperature sensor/internal reference voltage characteristics.
- (2) When reference voltage (+) = V_{DD} (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = V_{ss} (ADREFM = 0), target pins: ANI0, ANI1, ANI16 to ANI25, internal reference voltage, and temperature sensor output voltage

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V}, \text{ Reference voltage (+)} = \text{V}_{DD}, \text{ Reference voltage (-)} = \text{V}_{SS})$

Parameter	Symbol	Co	nditions	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Notes 1, 2}	AINL	10-bit resolution	$1.8~V \leq V_{\text{DD}} \leq 5.5~V$		1.2	±7.0	LSB
			$1.6~V \leq V_{\text{DD}} \leq 5.5~V^{\text{Note 3}}$		1.2	±10.5	LSB
Conversion time	t CONV	10-bit resolution	$3.6~V \leq V_{\text{DD}} \leq 5.5~V$	2.125		39	μs
		Target pin:	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	3.1875		39	μs
		ANIU, ANI1, ANI16 to ANI25 ^{Note 3}	$1.8~V \leq V_{\text{DD}} \leq 5.5~V$	17		39	μs
		ANTO LO ANIZO	$1.6~V \leq V_{\text{DD}} \leq 5.5~V$	57		95	μs
		10-bit resolution	$3.6~V \leq V_{\text{DD}} \leq 5.5~V$	2.375		39	μs
		Target pin: Internal	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	3.5625		39	μs
reference voltage, and temperature sensor output voltage (HS (high-speed main) mode)		$2.4~V \leq V_{DD} \leq 5.5~V$	17		39	μs	
Zero-scale error ^{Notes 1, 2}	Ezs	10-bit resolution	$1.8~V \leq V_{\text{DD}} \leq 5.5~V$			±0.60	%FSR
			$1.6~V \leq V_{\text{DD}} \leq 5.5~V^{\text{Note 3}}$			±0.85	%FSR
Full-scale errorNotes 1, 2	Efs	10-bit resolution	$1.8~V \leq V_{\text{DD}} \leq 5.5~V$			±0.60	%FSR
			$1.6~V \leq V_{\text{DD}} \leq 5.5~V^{\text{Note 3}}$			±0.85	%FSR
Integral linearity error ^{Note 1}	ILE	10-bit resolution	$1.8~V \leq V_{\text{DD}} \leq 5.5~V$			±4.0	LSB
			$1.6~V \leq V_{\text{DD}} \leq 5.5~V^{\text{Note 3}}$			±6.5	LSB
Differential linearity error Note	DLE	10-bit resolution	$1.8~V \leq V_{\text{DD}} \leq 5.5~V$			±2.0	LSB
1			$1.6~V \leq V_{\text{DD}} \leq 5.5~V^{\text{Note 3}}$			±2.5	LSB
Analog input voltage	VAIN	ANI0, ANI1, ANI16 to A	NI25	0		Vdd	V
		Internal reference voltation (2.4 V \leq V _{DD} \leq 5.5 V, HS	ge S (high-speed main) mode))		VBGR ^{Note 4}		V
		Temperature sensor ou (2.4 V \leq V _{DD} \leq 5.5 V, HS	tput voltage S (high-speed main) mode))	Ň	/ _{TMPS25} Note	4	V

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

- **2.** This value is indicated as a ratio (%FSR) to the full-scale value.
- 3. Values when the conversion time is set to 57 μ s (min.) and 95 μ s (max.).
- 4. See 2.6.2 Temperature sensor/internal reference voltage characteristics.



Parameter	Symbol		Conditions	Ratings	Unit
LCD voltage	V _{L1}	V∟1 voltage ^{Note 1}		–0.3 to +2.8 and –0.3 to V _{L4} +0.3	V
	VL2	VL2 voltage ^{Note 1}		–0.3 to VL4 +0.3Note 2	V
	VL3	VL3 voltage ^{Note 1}		–0.3 to VL4 +0.3 $^{\text{Note 2}}$	V
	VL4	VL4 voltage ^{Note 1}		–0.3 to +6.5	V
	Vlcap Vout	CAPL, CAPH voltage ^{Note 1}		–0.3 to VL4 +0.3Note 2	V
		COM0 to COM7	External resistance division method	–0.3 to V_{DD} +0.3 $^{\text{Note 2}}$	V
		SEG0 to SEG50	Capacitor split method	-0.3 to V_DD +0.3 $^{\rm Note\ 2}$	V
		output voltage	Internal voltage boosting method	–0.3 to VL4 +0.3 $^{\rm Note\ 2}$	V

Absolute Maximum Ratings (2/3)

- **Notes 1.** This value only indicates the absolute maximum ratings when applying voltage to the V_{L1}, V_{L2}, V_{L3}, and V_{L4} pins; it does not mean that applying voltage to these pins is recommended. When using the internal voltage boosting method or capacitance split method, connect these pins to V_{SS} via a capacitor (0.47 μ F ± 30%) and connect a capacitor (0.47 μ F ± 30%) between the CAPL and CAPH pins.
 - 2. Must be 6.5 V or lower.
- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Vss: Reference voltage



3.3 DC Characteristics

3.3.1 Pin characteristics

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

	Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
	Output current, high ^{Note 1}	Іон1	Per pin for P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P70 to P77, P125 to P127, P130	$2.4~V \leq V_{\text{DD}} \leq 5.5~V$			-3.0 ^{Note 2}	mA
<r></r>		Іона	Total of P00 to P07, P10 to P17,	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			-45.0	mA
			P22 to P27, P30 to P35, P40 to P47, P50	$2.7~V \leq V_{\text{DD}} < 4.0~V$			-15.0	mA
			to P57, P70 to P77, P125 to P127, P130 (When duty = 70% ^{Note 3})	$2.4 \text{ V} \leq \text{V}_{\text{DD}} < 2.7 \text{ V}$			-7.0	mA
			Per pin for P20 and P21	$2.4~V \leq V_{\text{DD}} \leq 5.5~V$			-0.1 ^{Note 2}	mA
			Total of all pins (When duty = 70% ^{Note 3})	$2.4~V \leq V_{\text{DD}} \leq 5.5~V$			-0.2	mA

- Notes 1. Value of the current at which the device operation is guaranteed even if the current flows from the V_{DD} pin to an output pin
 - 2. Do not exceed the total current value.
 - 3. Output current value under conditions where the duty factor \leq 70%.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = $(I_{OH} \times 0.7)/(n \times 0.01)$
- <Example> Where n = 80% and IoH = -45.0 mA

Total output current of pins = $(-45.0 \times 0.7)/(80 \times 0.01) = -39.375$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Caution P00, P04 to P07, P16, P17, P35, P42 to P44, P46, P47, P53 to P56, and P130 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

Aug 12, 2016



- **Notes 1.** Total current flowing into V_{DD}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD} or V_{SS}. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the LCD controller/driver, A/D converter, LVD circuit, comparator, I/O port, on-chip pull-up/pull-down resistors, and the current flowing during data flash rewrite.
 - 2. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 3. When high-speed system clock and subsystem clock are stopped.
 - 4. When high-speed on-chip oscillator and high-speed system clock are stopped. When setting ultra-low power consumption oscillation (AMPHS1 = 1). The current flowing into the LCD controller/driver, 16-bit timer KB20, real-time clock 2, 12-bit interval timer, and watchdog timer is not included.
 - 5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below. HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}@1 \text{ MHz}$ to 24 MHz $2.4 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}@1 \text{ MHz}$ to 16 MHz
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock
 - **2.** fHOCO: High-speed on-chip oscillator clock frequency (48 MHz max.)

frequency)

- 3. fin: High-speed on-chip oscillator clock frequency (24 MHz max.)
- **4.** fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- 5. Except subsystem clock operation, temperature condition of the TYP. value is $T_A = 25^{\circ}C$



(TA = -40 to +105°C, 2.4 V \leq VDD \leq 5.5 V, Vss = 0 V)

(2/2)

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply	DD2Note 2	HALT	HS (high-	fносо = 48 MHz ^{Note 4} ,	V _{DD} = 5.0 V		0.71	2.55	mA
current Note 1		mode	mode ^{Note 7}	f _{IH} = 24 MHz ^{Note 4}	V _{DD} = 3.0 V		0.71	2.55	mA
				fHOCO = 24 MHz ^{Note 4} ,	V _{DD} = 5.0 V		0.49	1.95	mA
				f _{IH} = 24 MHz ^{Note 4}	V _{DD} = 3.0 V		0.49	1.95	mA
				fHOCO = 16 MHz ^{Note 4} ,	V _{DD} = 5.0 V		0.43	1.50	mA
				f _{IH} = 16 MHz ^{Note 4}	V _{DD} = 3.0 V		0.43	1.50	mA
			HS (high- speed main) mode ^{Note 7}	f _{MX} = 20 MHz ^{Note 3} ,	Square wave input		0.31	1.76	mA
				V _{DD} = 5.0 V	Resonator connection		0.48	1.92	mA
				f _{MX} = 20 MHz ^{Note 3} ,	Square wave input		0.29	1.76	mA
				V _{DD} = 3.0 V	Resonator connection		0.48	1.92	mA
				$f_{MX} = 10 \text{ MHz}^{Note 3},$	Square wave input		0.20	0.96	mA
				V _{DD} = 5.0 V	Resonator connection		0.28	1.07	mA
				$f_{MX} = 10 \text{ MHz}^{Note 3},$	Square wave input		0.19	0.96	mA
				V _{DD} = 3.0 V	Resonator connection		0.28	1.07	mA
			Subsystem clock operation	fsub = 32.768 kHz ^{Note 5} ,	Square wave input		0.34	0.62	μA
				T _A = -40°C	Resonator connection		0.51	0.80	μA
				$f_{SUB} = 32.768 \text{ kHz}^{Note 5},$ $T_A = +25^{\circ}\text{C}$ $f_{SUB} = 32.768 \text{ kHz}^{Note 5},$	Square wave input		0.38	0.62	μA
					Resonator connection		0.57	0.80	μA
					Square wave input		0.46	2.30	μA
				T _A = +50°C	Resonator connection		0.67	2.49	μA
				fsub = 32.768 kHz ^{Note 5} ,	Square wave input		0.65	4.03	μA
				T _A = +70°C	Resonator connection		0.91	4.22	μA
				fsue = 32.768 kHz ^{Note 5} ,	Square wave input		1.00	8.04	μA
				T _A = +85°C	Resonator connection		1.31	8.23	μA
				fsub = 32.768 kHz ^{Note 5} ,	Square wave input		3.05	27.00	μA
				T _A = +105°C	Resonator connection		3.24	27.00	μA
	DD3Note 6	STOP	T _A = -40°C				0.18	0.52	μA
		mode	T _A = +25°C				0.24	0.52	μA
			T _A = +50°C				0.33	2.21	μA
			T _A = +70°C				0.53	3.94	μA
		Т	T _A = +85°C				0.93	7.95	μA
			T _A = +105°C				2.91	25.00	μA

(Notes and Remarks are listed on the next page.)



Simplified I²C mode connection diagram (during communication at same potential)



Simplified I²C mode serial transfer timing (during communication at same potential)



- **Remarks 1.** R_b[Ω]: Communication line (SDAr) pull-up resistance, C_b[F]: Communication line (SDAr, SCLr) load capacitance
 - **2.** r: IIC number (r = 00, 10), g: PIM and POM number (g = 0, 1)
- <R>
- 3. fmck: Serial array unit operation clock frequency
 - (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0), n: Channel number (n = 0-3), mn = 00-03, 10-13)



(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (1/2) $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

Parameter	Parameter Symbol Conditions		HS (high-spee	d main) Mode	Unit	
				MIN.	MAX.	
SCKp cycle time	t ксү1	tксү1 ≥ 4/fc∟к		600		ns
			$\label{eq:VDD} \begin{array}{l} 2.7 \; V \leq V_{DD} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	1000		ns
			$\label{eq:VDD} \begin{array}{l} 2.4 \; V \leq V_{DD} < 3.3 \; V, \\ 1.6 \; V \leq V_b \leq 1.8 \; V, \\ C_b = 30 \; pF, \; R_b = 5.5 \; k\Omega \end{array}$	2300		ns
SCKp high-level width	t кн1	$\begin{array}{l} 4.0 \ V \leq V_{DD} \leq \\ C_b = 30 \ pF, \ F \end{array}$	$ 5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_{\text{b}} \le 4.0 \text{ V}, $ R _b = 1.4 kΩ	tĸcy1/2 – 150		ns
		$2.7 V \le V_{DD} < C_b = 30 pF, F$: 4.0 V, 2.3 V \leq Vb \leq 2.7 V, Rb = 2.7 k\Omega	tkcy1/2 – 340		ns
		$2.4 V \le V_{DD} < C_b = 30 pF, F$	3.3 V, 1.6 V \leq V _b \leq 2.0 V, R _b = 5.5 kΩ	tkcy1/2 – 916		ns
SCKp low-level width	tĸ∟ı	$\begin{array}{l} 4.0 \ V \leq V_{DD} \leq \\ C_b = 30 \ pF, \ F \end{array}$	$ 5.5 V, 2.7 V \le V_b \le 4.0 V, $ R _b = 1.4 kΩ	tkcy1/2 - 24		ns
		$\label{eq:VDD} \begin{array}{l} 2.7 \; V \leq V_{DD} < 4.0 \; V, 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$		tксү1/2 — 36		ns
		$2.4 V \le V_{DD} < C_b = 30 \text{ pF}, \text{ F}$	3.3 V , 1.6 V \leq V _b \leq 2.0 V, R _b = 5.5 kΩ	tксү1/2 — 100		ns
SIp setup time (to SCKp↑) ^{Note 1}	tsıĸı	$\begin{array}{l} 4.0 \ V \leq V_{DD} \leq \\ C_b = 30 \ pF, \ F \end{array}$	$ 5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_{b} \le 4.0 \text{ V}, $ R _b = 1.4 kΩ	162		ns
		$2.7 V \le V_{DD} < C_b = 30 pF, F$: 4.0 V, 2.3 V \leq Vb \leq 2.7 V, Rb = 2.7 k\Omega	354		ns
		$2.4 V \le V_{DD} \le C_b = 30 pF, F$: 3.3 V, 1.6 V \leq V _b \leq 2.0 V, R _b = 5.5 kΩ	958		ns
SIp hold time (from SCKp↑) ^{Note 1}	t หรเ1	$4.0 V \le V_{DD} \le C_b = 30 pF, F$	$ 5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_{\text{b}} \le 4.0 \text{ V}, $ R _b = 1.4 kΩ	38		ns
		$2.7 V \le V_{DD} \le C_b = 30 pF, F$: 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, R _b = 2.7 kΩ	38		ns
		$\begin{array}{l} 2.4 \ V \leq V_{DD} < \\ C_b = 30 \ pF, \ F \end{array}$	$ = 3.3 \text{ V}, \ 1.6 \text{ V} \le \text{V}_{b} \le 2.0 \text{ V}, $ R _b = 5.5 kΩ	38		ns
Delay time from SCKp↓ to SOp output ^{Note 1}	t kso1	$\begin{array}{l} 4.0 \ V \leq V_{DD} \leq \\ C_{b} = 30 \ pF, \ F \end{array}$	$ 5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_{b} \le 4.0 \text{ V}, $ R _b = 1.4 kΩ		200	ns
		$2.7 V \le V_{DD} < C_b = 30 pF, F$			390	ns
		$\begin{array}{l} 2.4 \ V \leq V_{DD} < \\ C_b = 30 \ pF, \ F \end{array}$	$ 3.3 \text{ V}, 1.6 \text{ V} \le \text{V}_{b} \le 2.0 \text{ V}, $ R _b = 5.5 kΩ		966	ns

(Note, Caution and Remark are listed on the next page.)



Parameter	Symbol	Conditions	HS (high-spe	ed main) Mode	Unit
			MIN.	MAX.	
SIp setup time (to SCKp↓) ^{Note 2}	tsiĸ1	$\begin{array}{l} 4.0 \; V \leq V_{DD} \leq 5.5 \; V, \; 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 20 \; pF, \; R_b = 1.4 \; k\Omega \end{array}$	88		ns
		$\begin{array}{l} 2.7 \; V \leq V_{DD} < 4.0 \; V, \; 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 20 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	88		ns
		$\begin{array}{l} 2.4 \ V \leq V_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$	220		ns
SIp hold time (from SCKp↓) ^{Note 2}	tksii		38		ns
		$\label{eq:VD} \begin{array}{l} 2.7 \; V \leq V_{DD} < 4.0 \; V, \; 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 20 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	38		ns
		$\begin{array}{l} 2.4 \ V \leq V_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$	38		ns
Delay time from SCKp↑ to SOp output ^{Note 2}	tkso1	$\begin{array}{l} 4.0 \; V \leq V_{DD} \leq 5.5 \; V, \; 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 20 \; pF, \; R_b = 1.4 \; k\Omega \end{array}$		50	ns
		$\label{eq:VDD} \begin{array}{l} 2.7 \; V \leq V_{DD} < 4.0 \; V, \; 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 20 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$		50	ns
		$\label{eq:VDD} \hline $2.4~V \le V_{DD}$ < $3.3~V$, $1.6~V \le V_{b}$ \le $2.0~V$,} \\ C_{b}$ = $30~pF$, R_{b} = $5.5~k\Omega$ }$		50	ns

(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (2/2) $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

CSI mode connection diagram (during communication at different potential)



- Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
 - 2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.
- **Remarks 1.** R_b[Ω]: Communication line (SCKp, SOp) pull-up resistance, C_b[F]: Communication line (SCKp, SOp) load capacitance, V_b[V]: Communication line voltage
 - 2. p: CSI number (p = 00, 10), m: Unit number, n: Channel number (mn = 00, 02), g: PIM and POM number (g = 0, 1)
 - **3.** fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).
 m: Unit number, n: Channel number (mn = 00))



CSI mode connection diagram (during communication at different potential)



- **Notes 1.** Transfer rate in SNOOZE mode: MAX. 1 Mbps
 - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **4.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp[↑]" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Caution Select the TTL input buffer for the SIp pin and SCKp pin and the N-ch open drain output (V_{DD} tolerance) mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.



(8)	Communication at different potential	(1.8 V, 2.5 V, 3 V) (simplified I ² C mode) (1/2)
-----	--------------------------------------	--

$(T_{A} = -40)$	to +105°C.	$2.4 V \leq V_{DD}$	≤ 5.5 V.	Vss = 0 V
· · · · · · · · · · · · · · · · · · ·			,	

Parameter	Symbol	Conditions	HS (high-speed main) Mode		Unit
			MIN.	MAX.	
SCLr clock frequency	fscl	$\begin{array}{l} 4.0 \; V \leq V_{DD} \leq 5.5 \; V, \; 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$		400 ^{Note 1}	kHz
		$\label{eq:VDD} \begin{array}{l} 2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} \leq 2.7 \ V, \\ C_{\text{b}} = 50 \ p\text{F}, \ R_{\text{b}} = 2.7 \ k\Omega \end{array}$		400 ^{Note 1}	kHz
		$\begin{array}{l} 4.0 \; V \leq V_{\text{DD}} \leq 5.5 \; V, \; 2.7 \; V \leq V_{\text{b}} \leq 4.0 \; V, \\ C_{\text{b}} = 100 \; p\text{F}, \; R_{\text{b}} = 2.8 \; \text{k}\Omega \end{array}$		100 ^{Note 1}	kHz
		$\begin{array}{l} 2.7 \; V \leq V_{DD} < 4.0 \; V, \; 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$		100 ^{Note 1}	kHz
		$\begin{array}{l} 2.4 \ V \leq V_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b = 100 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$		100 ^{Note 1}	kHz
Hold time when SCLr = "L"	t LOW	$\begin{array}{l} 4.0 \; V \leq V_{DD} \leq 5.5 \; V, \; 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	1200		ns
		$\label{eq:VDD} \begin{array}{l} 2.7 \ V \leq V_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	1200		ns
		$\begin{array}{l} 4.0 \; V \leq V_{\text{DD}} \leq 5.5 \; \text{V}, \; 2.7 \; \text{V} \leq V_{\text{b}} \leq 4.0 \; \text{V}, \\ \\ C_{\text{b}} = 100 \; \text{pF}, \; R_{\text{b}} = 2.8 \; \text{k}\Omega \end{array}$	4600		ns
		$\begin{array}{l} 2.7 \; V \leq V_{DD} < 4.0 \; V, \; 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	4600		ns
		$\begin{array}{l} 2.4 \ V \leq V_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b = 100 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$	4650		ns
Hold time when SCLr = "H"	tніgн	$\begin{array}{l} 4.0 \; V \leq V_{DD} \leq 5.5 \; V, \; 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	620		ns
		$\begin{array}{l} 2.7 \ V \leq V_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b < 2.7 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	500		ns
		$\begin{array}{l} 4.0 \; V \leq V_{\text{DD}} \leq 5.5 \; V, \; 2.7 \; V \leq V_{\text{b}} \leq 4.0 \; V, \\ C_{\text{b}} = 100 \; p\text{F}, \; R_{\text{b}} = 2.8 \; \text{k}\Omega \end{array}$	2700		ns
		$\label{eq:VDD} \begin{array}{l} 2.7 \; V \leq V_{\text{DD}} < 4.0 \; \text{V}, \; 2.3 \; V \leq V_{\text{b}} \leq 2.7 \; \text{V}, \\ C_{\text{b}} = 100 \; \text{pF}, \; R_{\text{b}} = 2.7 \; \text{k}\Omega \end{array}$	2400		ns
		$\label{eq:VD} \begin{array}{ c c c } \hline 2.4 \ V \leq V_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ \hline C_b = 100 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$	1830		ns

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)



Revision History

RL78/L13 Data Sheet

		Description	
Rev.	Date	Page	Summary
0.01	Apr 13, 2012	-	First Edition issued
0.02	Oct 31, 2012	-	Change of the number of segment pins
			• 64-pin products: 36 pins
			• 80-pin products: 51 pins
2.10	Aug 12, 2016	1	Modification of features of 16-bit timer and 16-bit timer KB20 (IH) in 1.1 Features
		5	Addition of product name (RL78/L13) and description (Top View) in 1.3.1 64-pin products
		6	Addition of product name (RL78/L13) and description (Top View) in 1.3.2 80-pin products
		10	Modification of functional overview of main system clock in 1.6 Outline of Functions
		15	Modification of description in Absolute Maximum Ratings (3/3)
		17, 18	Modification of description in 2.3.1 Pin characteristics
		38	Modification of remark 3 in 2.5.1 (4) During communication at same potential (simplified I ² C mode)
		68	Modification of the title and note, and addition of caution in 2.8 RAM Data Retention Characteristics
		70	Addition of Remark
		74	Modification of description in Absolute Maximum Ratings ($T_A = 25 \text{ °C}$) (3/3)
		76	Modification of description in 3.3.1 Pin characteristics
		95	Modification of remark 3 in 3.5.1 (4) During communication at same potential (simplified I ² C mode)
		118	Modification of the title and note, and addition of caution in 3.8 RAM Data Retention Characteristics

All trademarks and registered trademarks are the property of their respective owners.

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc.