



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"


#### Details

Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LCD, LVD, POR, PWM, WDT
Number of I/O	42
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 9x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LFQFP (10x10)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10wlcafb-30">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10wlcafb-30</a>

## 1.4 Pin Identification

ANI0, ANI1, ANI16 to ANI25:	Analog Input	PCLBUZ0, PCLBUZ1:	Programmable Clock Output/ Buzzer Output
AVREFM:	Analog Reference Voltage Minus	REGC:	Regulator Capacitance
AVREFP:	Analog Reference Voltage Plus	REMOOUT:	Remote control Output
CAPH, CAPL:	Capacitor for LCD	$\overline{\text{RESET}}$ :	Reset
COM0 to COM7:	LCD Common Output	RTC1HZ:	Real-time Clock 2 Correction Clock (1 Hz) Output
EXCLK:	External Clock Input (Main System Clock)	RxD0 to RxD3:	Receive Data
EXCLKS:	External Clock Input (Subsystem Clock)	SCK00, SCK10, SCLA0:	Serial Clock Input/Output
INTP0 to INTP7:	External Interrupt Input	SCL00, SCL10:	Serial Clock Output
IVCMP0, IVCMP1:	Comparator Input	SDAA0, SDA00, SDA10:	Serial Data Input/Output
IVREF0, IVREF1:	Comparator Reference Input	SEG0 to SEG50:	LCD Segment Output
KR0 to KR7:	Key Return	SI00, SI10:	Serial Data Input
P00 to P07:	Port 0	SO00, SO10:	Serial Data Output
P10 to P17:	Port 1	TI00 to TI07:	Timer Input
P20 to P27:	Port 2	TO00 to TO07, TKBO00, TKBO01-0, TKBO01-1, TKBO01-2:	Timer Output
P30 to P35:	Port 3	TOOL0:	Data Input/Output for Tool
P40 to P47:	Port 4	TOOLRxD, TOOLTxD:	Data Input/Output for External Device
P50 to P57:	Port 5	TxD0 to TxD3:	Transmit Data
P60, P61:	Port 6	VCOUT0, VCOUT1:	Comparator Output
P70 to P77:	Port 7	V <sub>DD</sub> :	Power Supply
P121 to P127:	Port 12	V <sub>L1</sub> to V <sub>L4</sub> :	LCD Power Supply
P130, P137:	Port 13	V <sub>SS</sub> :	Ground
		X1, X2:	Crystal Oscillator (Main System Clock)
		XT1, XT2:	Crystal Oscillator (Subsystem Clock)

1.5.2 80-pin products



**Remark** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). See **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/L13 User's Manual.

**Absolute Maximum Ratings (2/3)**

Parameter	Symbol	Conditions	Ratings	Unit	
LCD voltage	V <sub>L1</sub>	V <sub>L1</sub> voltage <sup>Note 1</sup>	-0.3 to +2.8 and -0.3 to V <sub>L4</sub> +0.3	V	
	V <sub>L2</sub>	V <sub>L2</sub> voltage <sup>Note 1</sup>	-0.3 to V <sub>L4</sub> +0.3 <sup>Note 2</sup>	V	
	V <sub>L3</sub>	V <sub>L3</sub> voltage <sup>Note 1</sup>	-0.3 to V <sub>L4</sub> +0.3 <sup>Note 2</sup>	V	
	V <sub>L4</sub>	V <sub>L4</sub> voltage <sup>Note 1</sup>	-0.3 to +6.5	V	
	V <sub>LCAP</sub>	CAPL, CAPH voltage <sup>Note 1</sup>	-0.3 to V <sub>L4</sub> +0.3 <sup>Note 2</sup>	V	
	V <sub>OUT</sub>	COM0 to COM7 SEG0 to SEG50 output voltage	External resistance division method	-0.3 to V <sub>DD</sub> +0.3 <sup>Note 2</sup>	V
			Capacitor split method	-0.3 to V <sub>DD</sub> +0.3 <sup>Note 2</sup>	V
Internal voltage boosting method			-0.3 to V <sub>L4</sub> +0.3 <sup>Note 2</sup>	V	

**Notes 1.** This value only indicates the absolute maximum ratings when applying voltage to the V<sub>L1</sub>, V<sub>L2</sub>, V<sub>L3</sub>, and V<sub>L4</sub> pins; it does not mean that applying voltage to these pins is recommended. When using the internal voltage boosting method or capacitance split method, connect these pins to V<sub>SS</sub> via a capacitor (0.47 μF ± 30%) and connect a capacitor (0.47 μF ± 30%) between the CAPL and CAPH pins.

2. Must be 6.5 V or lower.

**Caution** Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

**Remark** V<sub>SS</sub>: Reference voltage

( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.6\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit		
Output voltage, high	$V_{OH1}$	P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P70 to P77, P125 to P127, P130	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $I_{OH1} = -10.0\text{ mA}$	$V_{DD} - 1.5$			V	
			$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $I_{OH1} = -3.0\text{ mA}$	$V_{DD} - 0.7$			V	
			$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $I_{OH1} = -2.0\text{ mA}$	$V_{DD} - 0.6$			V	
			$1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $I_{OH1} = -1.5\text{ mA}$	$V_{DD} - 0.5$			V	
			$1.6\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $I_{OH1} = -1.0\text{ mA}$	$V_{DD} - 0.5$			V	
	$V_{OH2}$	P20 and P21	$1.6\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $I_{OH2} = -100\ \mu\text{A}$	$V_{DD} - 0.5$			V	
Output voltage, low	$V_{OL1}$	P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P70 to P77, P125 to P127, P130	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $I_{OL1} = 20\text{ mA}$			1.3	V	
			$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $I_{OL1} = 8.5\text{ mA}$			0.7	V	
			$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $I_{OL1} = 3.0\text{ mA}$			0.6	V	
			$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $I_{OL1} = 1.5\text{ mA}$			0.4	V	
			$1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $I_{OL1} = 0.6\text{ mA}$			0.4	V	
			$1.6\text{ V} \leq V_{DD} < 1.8\text{ V}$ , $I_{OL1} = 0.3\text{ mA}$			0.4	V	
		$V_{OL2}$	P20 and P21	$1.6\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $I_{OL2} = 400\ \mu\text{A}$			0.4	V
	$V_{OL3}$	P60 and P61	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $I_{OL3} = 15.0\text{ mA}$			2.0	V	
			$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $I_{OL3} = 5.0\text{ mA}$			0.4	V	
			$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $I_{OL3} = 3.0\text{ mA}$			0.4	V	
			$1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , $I_{OL3} = 2.0\text{ mA}$			0.4	V	
$1.6\text{ V} \leq V_{DD} < 1.8\text{ V}$ , $I_{OL3} = 1.0\text{ mA}$					0.4	V		

**Caution** P00, P04 to P07, P16, P17, P35, P42 to P44, P46, P47, P53 to P56, and P130 do not output high level in N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(T<sub>A</sub> = -40 to +85°C, 1.6 V ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = 0 V)

(2/2)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit	
Supply current <sup>Note 1</sup>	I <sub>DD2</sub> <sup>Note 2</sup>	HALT mode	HS (high-speed main) mode <sup>Note 7</sup>	f <sub>HOCO</sub> = 48 MHz <sup>Note 4</sup> , f <sub>IH</sub> = 24 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V	0.71	1.95	mA
					V <sub>DD</sub> = 3.0 V	0.71	1.95	
				f <sub>HOCO</sub> = 24 MHz <sup>Note 4</sup> , f <sub>IH</sub> = 24 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V	0.49	1.64	mA
					V <sub>DD</sub> = 3.0 V	0.49	1.64	
				f <sub>HOCO</sub> = 16 MHz <sup>Note 4</sup> , f <sub>IH</sub> = 16 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V	0.43	1.11	mA
					V <sub>DD</sub> = 3.0 V	0.43	1.11	
			LS (low-speed main) mode <sup>Note 7</sup>	f <sub>HOCO</sub> = 8 MHz <sup>Note 4</sup> , f <sub>IH</sub> = 8 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V	280	770	μA
					V <sub>DD</sub> = 2.0 V	280	770	
			LV (low-voltage main) mode <sup>Note 7</sup>	f <sub>HOCO</sub> = 4 MHz <sup>Note 4</sup> , f <sub>IH</sub> = 4 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V	430	700	μA
					V <sub>DD</sub> = 2.0 V	430	700	
			HS (high-speed main) mode <sup>Note 7</sup>	f <sub>MX</sub> = 20 MHz <sup>Note 3</sup> , V <sub>DD</sub> = 5.0 V	Square wave input	0.31	1.42	mA
					Resonator connection	0.48	1.42	
		f <sub>MX</sub> = 20 MHz <sup>Note 3</sup> , V <sub>DD</sub> = 3.0 V			Square wave input	0.29	1.42	mA
					Resonator connection	0.48	1.42	
		f <sub>MX</sub> = 16 MHz <sup>Note 3</sup> , V <sub>DD</sub> = 5.0 V			Square wave input	0.26	0.86	mA
					Resonator connection	0.45	1.15	
		f <sub>MX</sub> = 16 MHz <sup>Note 3</sup> , V <sub>DD</sub> = 3.0 V		Square wave input	0.25	0.86	mA	
				Resonator connection	0.44	1.15		
		f <sub>MX</sub> = 10 MHz <sup>Note 3</sup> , V <sub>DD</sub> = 5.0 V		Square wave input	0.20	0.63	mA	
				Resonator connection	0.28	0.71		
		f <sub>MX</sub> = 10 MHz <sup>Note 3</sup> , V <sub>DD</sub> = 3.0 V		Square wave input	0.19	0.63	mA	
				Resonator connection	0.28	0.71		
		LS (low-speed main) mode <sup>Note 7</sup>	f <sub>MX</sub> = 8 MHz <sup>Note 3</sup> , V <sub>DD</sub> = 3.0 V	Square wave input	100	560	μA	
				Resonator connection	160	560		
f <sub>MX</sub> = 8 MHz <sup>Note 3</sup> , V <sub>DD</sub> = 2.0 V	Square wave input		100	560	μA			
	Resonator connection		160	560				
Subsystem clock operation	f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup> , T <sub>A</sub> = -40°C	Square wave input	0.34	0.62	μA			
		Resonator connection	0.51	0.80				
	f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup> , T <sub>A</sub> = +25°C	Square wave input	0.38	0.62	μA			
		Resonator connection	0.57	0.80				
	f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup> , T <sub>A</sub> = +50°C	Square wave input	0.46	2.30	μA			
		Resonator connection	0.67	2.49				
	f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup> , T <sub>A</sub> = +70°C	Square wave input	0.65	4.03	μA			
		Resonator connection	0.91	4.22				
f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup> , T <sub>A</sub> = +85°C	Square wave input	1.00	8.04	μA				
	Resonator connection	1.31	8.23					
I <sub>DD3</sub> <sup>Note 6</sup>	STOP mode <sup>Note 8</sup>	T <sub>A</sub> = -40°C		0.18	0.52	μA		
		T <sub>A</sub> = +25°C		0.24	0.52			
		T <sub>A</sub> = +50°C		0.33	2.21			
		T <sub>A</sub> = +70°C		0.53	3.94			
		T <sub>A</sub> = +85°C		0.93	7.95			

(Notes and Remarks are listed on the next page.)

**Notes 6.** The smaller maximum transfer rate derived by using  $f_{MCK}/6$  or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when  $1.8\text{ V} (2.4\text{ V}^{\text{Note 8}}) \leq V_{DD} < 3.3\text{ V}$  and  $1.6\text{ V} \leq V_b \leq 2.0\text{ V}$

$$\text{Maximum transfer rate} = \frac{1}{\{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\} \times 3} \text{ [bps]}$$


$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \text{ [%]}$$

\* This value is the theoretical value of the relative difference between the transmission and reception sides.

7. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to **Note 6** above to calculate the maximum transfer rate under conditions of the customer.
8. Condition in the HS (high-speed main) mode

**Caution** Select the TTL input buffer for the RxDq pin and the N-ch open drain output (V<sub>DD</sub> tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.

#### UART mode connection diagram (during communication at different potential)



**(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)**  
 (T<sub>A</sub> = -40 to +85°C, 1.8 V ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = 0 V)

Parameter	Symbol	Conditions		HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time <sup>Note 1</sup>	t <sub>KCY2</sub>	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V, 2.7 V ≤ V <sub>b</sub> ≤ 4.0 V	20 MHz < f <sub>MCK</sub>	12/f <sub>MCK</sub>		–		–		ns
			8 MHz < f <sub>MCK</sub> ≤ 20 MHz	10/f <sub>MCK</sub>		–		–		ns
			4 MHz < f <sub>MCK</sub> ≤ 8 MHz	8/f <sub>MCK</sub>		16/f <sub>MCK</sub>		–		ns
			f <sub>MCK</sub> ≤ 4 MHz	6/f <sub>MCK</sub>		10/f <sub>MCK</sub>		10/f <sub>MCK</sub>		ns
		2.7 V ≤ V <sub>DD</sub> < 4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V	20 MHz < f <sub>MCK</sub>	16/f <sub>MCK</sub>		–		–		ns
			16 MHz < f <sub>MCK</sub> ≤ 20 MHz	14/f <sub>MCK</sub>		–		–		ns
			8 MHz < f <sub>MCK</sub> ≤ 16 MHz	12/f <sub>MCK</sub>		–		–		ns
			4 MHz < f <sub>MCK</sub> ≤ 8 MHz	8/f <sub>MCK</sub>		16/f <sub>MCK</sub>		–		ns
		1.8 V (2.4 V <sup>Note 2</sup> ) ≤ V <sub>DD</sub> < 3.3 V, 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V <sup>Note 3</sup>	20 MHz < f <sub>MCK</sub>	36/f <sub>MCK</sub>		–		–		ns
			16 MHz < f <sub>MCK</sub> ≤ 20 MHz	32/f <sub>MCK</sub>		–		–		ns
			8 MHz < f <sub>MCK</sub> ≤ 16 MHz	26/f <sub>MCK</sub>		–		–		ns
			4 MHz < f <sub>MCK</sub> ≤ 8 MHz	16/f <sub>MCK</sub>		16/f <sub>MCK</sub>		–		ns
f <sub>MCK</sub> ≤ 4 MHz	10/f <sub>MCK</sub>		10/f <sub>MCK</sub>		10/f <sub>MCK</sub>		10/f <sub>MCK</sub>		ns	
	SCKp high-/low-level width		t <sub>KH2</sub> , t <sub>KL2</sub>	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V, 2.7 V ≤ V <sub>b</sub> ≤ 4.0 V		t <sub>KCY2</sub> /2 – 12	t <sub>KCY2</sub> /2 – 50	t <sub>KCY2</sub> /2 – 50		ns
	2.7 V ≤ V <sub>DD</sub> < 4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V			t <sub>KCY2</sub> /2 – 18	t <sub>KCY2</sub> /2 – 50	t <sub>KCY2</sub> /2 – 50		ns		
	1.8 V (2.4 V <sup>Note 2</sup> ) ≤ V <sub>DD</sub> < 3.3 V, 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V <sup>Note 3</sup>			t <sub>KCY2</sub> /2 – 50	t <sub>KCY2</sub> /2 – 50	t <sub>KCY2</sub> /2 – 50		ns		
	Slp setup time (to SCKp↑) <sup>Note 4</sup>	t <sub>SIK2</sub>	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V, 2.7 V ≤ V <sub>b</sub> ≤ 4.0 V		1/f <sub>MCK</sub> + 20	1/f <sub>MCK</sub> + 30	1/f <sub>MCK</sub> + 30		ns	
2.7 V ≤ V <sub>DD</sub> < 4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V			1/f <sub>MCK</sub> + 20	1/f <sub>MCK</sub> + 30	1/f <sub>MCK</sub> + 30		ns			
1.8 V (2.4 V <sup>Note 2</sup> ) ≤ V <sub>DD</sub> < 3.3 V, 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V <sup>Note 3</sup>			1/f <sub>MCK</sub> + 30	1/f <sub>MCK</sub> + 30	1/f <sub>MCK</sub> + 30		ns			
Slp hold time (from SCKp↑) <sup>Note 5</sup>	t <sub>SI2</sub>	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V, 2.7 V ≤ V <sub>b</sub> ≤ 4.0 V		1/f <sub>MCK</sub> + 31	1/f <sub>MCK</sub> + 31	1/f <sub>MCK</sub> + 31		ns		
		2.7 V ≤ V <sub>DD</sub> < 4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V		1/f <sub>MCK</sub> + 31	1/f <sub>MCK</sub> + 31	1/f <sub>MCK</sub> + 31		ns		
		1.8 V (2.4 V <sup>Note 2</sup> ) ≤ V <sub>DD</sub> < 3.3 V, 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V <sup>Note 3</sup>		1/f <sub>MCK</sub> + 31	1/f <sub>MCK</sub> + 31	1/f <sub>MCK</sub> + 31		ns		
Delay time from SCKp↓ to SOP output <sup>Note 6</sup>	t <sub>KSO2</sub>	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V, 2.7 V ≤ V <sub>b</sub> ≤ 4.0 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 1.4 kΩ			2/f <sub>MCK</sub> + 120	2/f <sub>MCK</sub> + 573	2/f <sub>MCK</sub> + 573		ns	
		2.7 V ≤ V <sub>DD</sub> < 4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V, C <sub>b</sub> = 30 pF, R <sub>b</sub> = 2.7 kΩ			2/f <sub>MCK</sub> + 214	2/f <sub>MCK</sub> + 573	2/f <sub>MCK</sub> + 573		ns	
		1.8 V (2.4 V <sup>Note 2</sup> ) ≤ V <sub>DD</sub> < 3.3 V, 1.6 V ≤ V <sub>b</sub> ≤ 2.0 V <sup>Note 3</sup> , C <sub>b</sub> = 30 pF, R <sub>b</sub> = 5.5 kΩ			2/f <sub>MCK</sub> + 573	2/f <sub>MCK</sub> + 573	2/f <sub>MCK</sub> + 573		ns	


(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)



- Notes**
1. Transfer rate in SNOOZE mode: MAX. 1 Mbps
  2. Condition in HS (high-speed main) mode
  3. Use it with  $V_{DD} \geq V_b$ .
  4. When  $DAPmn = 0$  and  $CKPmn = 0$ , or  $DAPmn = 1$  and  $CKPmn = 1$ . The  $Slp$  setup time becomes “to  $SCKp\downarrow$ ” when  $DAPmn = 0$  and  $CKPmn = 1$ , or  $DAPmn = 1$  and  $CKPmn = 0$ .
  5. When  $DAPmn = 0$  and  $CKPmn = 0$ , or  $DAPmn = 1$  and  $CKPmn = 1$ . The  $Slp$  hold time becomes “from  $SCKp\downarrow$ ” when  $DAPmn = 0$  and  $CKPmn = 1$ , or  $DAPmn = 1$  and  $CKPmn = 0$ .
  6. When  $DAPmn = 0$  and  $CKPmn = 0$ , or  $DAPmn = 1$  and  $CKPmn = 1$ . The delay time to  $SOp$  output becomes “from  $SCKp\uparrow$ ” when  $DAPmn = 0$  and  $CKPmn = 1$ , or  $DAPmn = 1$  and  $CKPmn = 0$ .

**Caution** Select the TTL input buffer for the  $Slp$  pin and  $SCKp$  pin and the N-ch open drain output ( $V_{DD}$  tolerance) mode for the  $SOp$  pin by using port input mode register g (PIMg) and port output mode register g (POMg). For  $V_{IH}$  and  $V_{IL}$ , see the DC characteristics with TTL input buffer selected.

**CSI mode connection diagram (during communication at different potential)**



## 2.5.2 Serial interface IICA

(1) I<sup>2</sup>C standard mode (1/2)(T<sub>A</sub> = -40 to +85°C, 1.6 V ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = 0 V)

Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit	
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
SCLA0 clock frequency	f <sub>SCL</sub>	Normal mode: f <sub>CLK</sub> ≥ 1 MHz	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V	0	100	0	100	0	100	kHz
			1.8 V (2.4 V <sup>Note 3</sup> ) ≤ V <sub>DD</sub> ≤ 5.5 V	0	100	0	100	0	100	kHz
			1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V	–	–	–	–	0	100	kHz
Setup time of restart condition	t <sub>SU:STA</sub>	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V	4.7		4.7		4.7		μs	
		1.8 V (2.4 V <sup>Note 3</sup> ) ≤ V <sub>DD</sub> ≤ 5.5 V	4.7		4.7		4.7		μs	
		1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V	–	–	–	–	4.7		μs	
Hold time <sup>Note 1</sup>	t <sub>HD:STA</sub>	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V	4.0		4.0		4.0		μs	
		1.8 V (2.4 V <sup>Note 3</sup> ) ≤ V <sub>DD</sub> ≤ 5.5 V	4.0		4.0		4.0		μs	
		1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V	–	–	–	–	4.0		μs	
Hold time when SCLA0 = "L"	t <sub>LOW</sub>	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V	4.7		4.7		4.7		μs	
		1.8 V (2.4 V <sup>Note 3</sup> ) ≤ V <sub>DD</sub> ≤ 5.5 V	4.7		4.7		4.7		μs	
		1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V	–	–	–	–	4.7		μs	
Hold time when SCLA0 = "H"	t <sub>HIGH</sub>	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V	4.0		4.0		4.0		μs	
		1.8 V (2.4 V <sup>Note 3</sup> ) ≤ V <sub>DD</sub> ≤ 5.5 V	4.0		4.0		4.0		μs	
		1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V	–	–	–	–	4.0		μs	

(Notes, Caution and Remark are listed on the next page.)

## 2.7 LCD Characteristics

## 2.7.1 External resistance division method

## (1) Static display mode

( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{L4} (\text{MIN.}) \leq V_{DD} \leq 5.5 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	$V_{L4}$		2.0		$V_{DD}$	V

## (2) 1/2 bias method, 1/4 bias method

( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{L4} (\text{MIN.}) \leq V_{DD} \leq 5.5 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	$V_{L4}$		2.7		$V_{DD}$	V

## (3) 1/3 bias method

( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{L4} (\text{MIN.}) \leq V_{DD} \leq 5.5 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	$V_{L4}$		2.5		$V_{DD}$	V

**(2) 1/4 bias method**(T<sub>A</sub> = -40 to +85°C, 1.8 V ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
LCD output voltage variation range	V <sub>L1</sub>	C1 to C5 <sup>Note 1</sup> = 0.47 μF <sup>Note 2</sup>	VLCD = 04H	0.90	1.00	1.08	V
			VLCD = 05H	0.95	1.05	1.13	V
			VLCD = 06H	1.00	1.10	1.18	V
			VLCD = 07H	1.05	1.15	1.23	V
			VLCD = 08H	1.10	1.20	1.28	V
			VLCD = 09H	1.15	1.25	1.33	V
			VLCD = 0AH	1.20	1.30	1.38	V
Doubler output voltage	V <sub>L2</sub>	C1 to C5 <sup>Note 1</sup> = 0.47 μF	2 V <sub>L1</sub> -0.08	2 V <sub>L1</sub>	2 V <sub>L1</sub>	V	
Tripler output voltage	V <sub>L3</sub>	C1 to C5 <sup>Note 1</sup> = 0.47 μF	3 V <sub>L1</sub> -0.12	3 V <sub>L1</sub>	3 V <sub>L1</sub>	V	
Quadruply output voltage	V <sub>L4</sub>	C1 to C5 <sup>Note 1</sup> = 0.47 μF	4 V <sub>L1</sub> -0.16	4 V <sub>L1</sub>	4 V <sub>L1</sub>	V	
Reference voltage setup time <sup>Note 2</sup>	t <sub>WAIT1</sub>		5			ms	
Voltage boost wait time <sup>Note 3</sup>	t <sub>WAIT2</sub>	C1 to C5 <sup>Note 1</sup> = 0.47 μF	500			ms	

**Notes** 1. This is a capacitor that is connected between voltage pins used to drive the LCD.

C1: A capacitor connected between CAPH and CAPL

C2: A capacitor connected between V<sub>L1</sub> and GNDC3: A capacitor connected between V<sub>L2</sub> and GNDC4: A capacitor connected between V<sub>L3</sub> and GNDC5: A capacitor connected between V<sub>L4</sub> and GND

C1 = C2 = C3 = C4 = C5 = 0.47 μF ± 30%

2. This is the time required to wait from when the reference voltage is specified by using the VLCD register (or when the internal voltage boosting method is selected (by setting the MDSET1 and MDSET0 bits of the LCDM0 register to 01B) if the default value reference voltage is used) until voltage boosting starts (VLCON = 1).

3. This is the wait time from when voltage boosting is started (VLCON = 1) until display is enabled (LCDON = 1).

## 2.7.3 Capacitor split method

**(1) 1/3 bias method**(T<sub>A</sub> = -40 to +85°C, 2.2 V ≤ V<sub>D</sub> ≤ 5.5 V, V<sub>SS</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
V <sub>L4</sub> voltage	V <sub>L4</sub>	C1 to C4 = 0.47 μF <sup>Note 2</sup>		V <sub>DD</sub>		V
V <sub>L2</sub> voltage	V <sub>L2</sub>	C1 to C4 = 0.47 μF <sup>Note 2</sup>	2/3 V <sub>L4</sub> - 0.1	2/3 V <sub>L4</sub>	2/3 V <sub>L4</sub> + 0.1	V
V <sub>L1</sub> voltage	V <sub>L1</sub>	C1 to C4 = 0.47 μF <sup>Note 2</sup>	1/3 V <sub>L4</sub> - 0.1	1/3 V <sub>L4</sub>	1/3 V <sub>L4</sub> + 0.1	V
Capacitor split wait time <sup>Note 1</sup>	t <sub>WAIT</sub>		100			ms

**Notes** 1. This is the wait time from when voltage bucking is started (VLCON = 1) until display is enabled (LCDON = 1).

2. This is a capacitor that is connected between voltage pins used to drive the LCD.

C1: A capacitor connected between CAPH and CAPL

C2: A capacitor connected between V<sub>L1</sub> and GNDC3: A capacitor connected between V<sub>L2</sub> and GNDC4: A capacitor connected between V<sub>L4</sub> and GND

C1 = C2 = C3 = C4 = 0.47 μF ± 30%

**( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Output current, $I_{OL}$ <sup>Note 1</sup>	$I_{OL1}$	Per pin for P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P70 to P77, P125 to P127, P130			8.5 <sup>Note 2</sup>	mA
		Per pin for P60 and P61			15.0 <sup>Note 2</sup>	mA
		Total of P40 to P47, P130 (When duty = 70% <sup>Note 3</sup> )	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		40.0	mA
			$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$		15.0	mA
			$2.4\text{ V} \leq V_{DD} < 2.7\text{ V}$		9.0	mA
		Total of P00 to P07, P10 to P17, P22 to P27, P30 to P35, P50 to P57, P70 to P77, P125 to P127 (When duty = 70% <sup>Note 3</sup> )	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		60.0	mA
			$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$		35.0	mA
	$2.4\text{ V} \leq V_{DD} < 2.7\text{ V}$			20.0	mA	
	Total of all pins (When duty = 70% <sup>Note 3</sup> )			100.0	mA	
	$I_{OL2}$	Per pin for P20 and P21			0.4 <sup>Note 2</sup>	mA
Total of all pins (When duty = 70% <sup>Note 3</sup> )		$2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		0.8	mA	

**Notes** 1. Value of the current at which the device operation is guaranteed even if the current flows from an output pin to the  $V_{SS}$  pin

2. Do not exceed the total current value.

3. Output current value under conditions where the duty factor  $\leq 70\%$ .

The output current value that has changed to the duty factor  $> 70\%$  the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to  $n\%$ ).

- Total output current of pins =  $(I_{OL} \times 0.7)/(n \times 0.01)$

<Example> Where  $n = 80\%$  and  $I_{OL} = 40.0\text{ mA}$

$$\text{Total output current of pins} = (40.0 \times 0.7)/(80 \times 0.01) = 35.0\text{ mA}$$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

**( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Input voltage, high	$V_{IH1}$	P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P70 to P77, P125 to P127, P130, P137	Normal input buffer	$0.8V_{DD}$		$V_{DD}$	V
	$V_{IH2}$	P03, P05, P06, P16, P17, P34, P43, P44, P46, P47, P53, P55	TTL input buffer $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	2.2		$V_{DD}$	V
			TTL input buffer $3.3\text{ V} \leq V_{DD} < 4.0\text{ V}$	2.0		$V_{DD}$	V
			TTL input buffer $2.4\text{ V} \leq V_{DD} < 3.3\text{ V}$	1.5		$V_{DD}$	V
	$V_{IH3}$	P20, P21		$0.7V_{DD}$		$V_{DD}$	V
	$V_{IH4}$	P60, P61		$0.7V_{DD}$		6.0	V
	$V_{IH5}$	P121 to P124, P137, EXCLK, EXCLKS, RESET		$0.8V_{DD}$		$V_{DD}$	V
Input voltage, low	$V_{IL1}$	P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P70 to P77, P125 to P127, P130, P137	Normal input buffer	0		$0.2V_{DD}$	V
	$V_{IL2}$	P03, P05, P06, P16, P17, P34, P43, P44, P46, P47, P53, P55	TTL input buffer $4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	0		0.8	V
			TTL input buffer $3.3\text{ V} \leq V_{DD} < 4.0\text{ V}$	0		0.5	V
			TTL input buffer $2.4\text{ V} \leq V_{DD} < 3.3\text{ V}$	0		0.32	V
	$V_{IL3}$	P20, P21		0		$0.3V_{DD}$	V
	$V_{IL4}$	P60, P61		0		$0.3V_{DD}$	V
	$V_{IL5}$	P121 to P124, P137, EXCLK, EXCLKS, RESET		0		$0.2V_{DD}$	V

**Caution** The maximum value of  $V_{IH}$  of pins P00, P04 to P07, P16, P17, P35, P42 to P44, P46, P47, P53 to P56, and P130 is  $V_{DD}$ , even in the N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

**( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )**

Parameter	Symbol	Conditions			MIN.	TYP.	MAX.	Unit	
Low-speed on-chip oscillator operating current	$I_{FIL}$ <sup>Note 1</sup>					0.20		$\mu\text{A}$	
RTC2 operating current	$I_{RTC}$ <sup>Notes 1, 2, 3</sup>	$f_{SUB} = 32.768\text{ kHz}$				0.02		$\mu\text{A}$	
12-bit interval timer operating current	$I_{TMKA}$ <sup>Notes 1, 2, 4</sup>					0.04		$\mu\text{A}$	
Watchdog timer operating current	$I_{WDT}$ <sup>Notes 1, 2, 5</sup>	$f_{IL} = 15\text{ kHz}$				0.22		$\mu\text{A}$	
A/D converter operating current	$I_{ADC}$ <sup>Notes 1, 6</sup>	When conversion at maximum speed	Normal mode, $AV_{REFP} = V_{DD} = 5.0\text{ V}$			1.3	1.7	$\text{mA}$	
			Low voltage mode, $AV_{REFP} = V_{DD} = 3.0\text{ V}$			0.5	0.7	$\text{mA}$	
A/D converter reference voltage current	$I_{ADREF}$ <sup>Note 1</sup>					75.0		$\mu\text{A}$	
Temperature sensor operating current	$I_{TMPS}$ <sup>Note 1</sup>					75.0		$\mu\text{A}$	
LVD operating current	$I_{LVD}$ <sup>Notes 1, 7</sup>					0.08		$\mu\text{A}$	
Comparator operating current	$I_{CMP}$ <sup>Notes 1, 11</sup>	$V_{DD} = 5.0\text{ V}$ , Regulator output voltage = $2.1\text{ V}$	Window mode			12.5		$\mu\text{A}$	
			Comparator high-speed mode			6.5		$\mu\text{A}$	
			Comparator low-speed mode			1.7		$\mu\text{A}$	
		$V_{DD} = 5.0\text{ V}$ , Regulator output voltage = $1.8\text{ V}$	Window mode			8.0		$\mu\text{A}$	
			Comparator high-speed mode			4.0		$\mu\text{A}$	
			Comparator low-speed mode			1.3		$\mu\text{A}$	
Self-programming operating current	$I_{FSP}$ <sup>Notes 1, 9</sup>					2.00	12.20	$\text{mA}$	
BGO operating current	$I_{BGO}$ <sup>Notes 1, 8</sup>					2.00	12.20	$\text{mA}$	
SNOOZE operating current	$I_{SNOZ}$ <sup>Note 1</sup>	ADC operation	While the mode is shifting <sup>Note 10</sup>			0.50	0.60	$\text{mA}$	
			During A/D conversion, in low voltage mode, $AV_{REFP} = V_{DD} = 3.0\text{ V}$			1.20	1.44	$\text{mA}$	
		CSI/UART operation			0.70	0.84	$\text{mA}$		
LCD operating current	$I_{LCD1}$ <sup>Notes 1, 12, 13</sup>	External resistance division method	$f_{LCD} = f_{SUB}$ LCD clock = $128\text{ Hz}$	1/3 bias, four time slices	$V_{DD} = 5.0\text{ V}$ , $V_{L4} = 5.0\text{ V}$		0.04	0.20	$\mu\text{A}$
		Internal voltage boosting method	$f_{LCD} = f_{SUB}$ LCD clock = $128\text{ Hz}$	1/3 bias, four time slices	$V_{DD} = 3.0\text{ V}$ , $V_{L4} = 3.0\text{ V}$ ( $V_{LCD} = 04\text{H}$ )		0.85	2.20	$\mu\text{A}$
	$V_{DD} = 5.0\text{ V}$ , $V_{L4} = 5.1\text{ V}$ ( $V_{LCD} = 12\text{H}$ )					1.55	3.70	$\mu\text{A}$	
	$I_{LCD3}$ <sup>Note 1, 12</sup>	Capacitor split method	$f_{LCD} = f_{SUB}$ LCD clock = $128\text{ Hz}$	1/3 bias, four time slices	$V_{DD} = 3.0\text{ V}$ , $V_{L4} = 3.0\text{ V}$		0.20	0.50	$\mu\text{A}$

(Notes and Remarks are listed on the next page.)


- Notes**
1. Current flowing to  $V_{DD}$ .
  2. When high speed on-chip oscillator and high-speed system clock are stopped.
  3. Current flowing only to the real-time clock 2 (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The value of the current for the RL78 microcontrollers is the sum of the values of either  $I_{DD1}$  or  $I_{DD2}$ , and  $I_{RTC}$ , when the real-time clock 2 operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected,  $I_{FIL}$  should be added.  $I_{DD2}$  subsystem clock operation includes the operational current of real-time clock 2.
  4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The value of the current for the RL78 microcontrollers is the sum of the values of either  $I_{DD1}$  or  $I_{DD2}$ , and  $I_{TMKA}$ , when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected,  $I_{FIL}$  should be added.
  5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The current value of the RL78 microcontrollers is the sum of  $I_{DD1}$ ,  $I_{DD2}$  or  $I_{DD3}$  and  $I_{WDT}$  when the watchdog timer operates.
  6. Current flowing only to the A/D converter. The current value of the RL78 microcontrollers is the sum of  $I_{DD1}$  or  $I_{DD2}$  and  $I_{ADC}$  when the A/D converter operates in an operation mode or the HALT mode.
  7. Current flowing only to the LVD circuit. The current value of the RL78 microcontrollers is the sum of  $I_{DD1}$ ,  $I_{DD2}$  or  $I_{DD3}$  and  $I_{LVD}$  when the LVD circuit operates.
  8. Current flowing only during data flash rewrite.
  9. Current flowing only during self programming.
  10. For shift time to the SNOOZE mode, see **21.3.3 SNOOZE mode** in the RL78/L13 User's Manual.
  11. Current flowing only to the comparator circuit. The current value of the RL78 microcontrollers is the sum of  $I_{DD1}$ ,  $I_{DD2}$  or  $I_{DD3}$  and  $I_{CMP}$  when the comparator circuit operates.
  12. Current flowing only to the LCD controller/driver. The value of the current for the RL78 microcontrollers is the sum of the supply current ( $I_{DD1}$  or  $I_{DD2}$ ) and LCD operating current ( $I_{LCD1}$ ,  $I_{LCD2}$ , or  $I_{LCD3}$ ), when the LCD controller/driver operates in operation mode or HALT mode. However, not including the current flowing into the LCD panel. Conditions of the TYP. value and MAX. value are as follows.
    - Setting 20 pins as the segment function and blinking all
    - Selecting  $f_{SUB}$  for system clock when LCD clock = 128 Hz (LCDC0 = 07H)
    - Setting four time slices and 1/3 bias
  13. Not including the current flowing into the external division resistor when using the external resistance division method.

- Remarks**
1.  $f_{IL}$ : Low-speed on-chip oscillator clock frequency
  2.  $f_{SUB}$ : Subsystem clock frequency (XT1 clock oscillation frequency)
  3.  $f_{CLK}$ : CPU/peripheral hardware clock frequency
  4. The temperature condition for the TYP. value is  $T_A = 25^\circ\text{C}$ .



### 3.5 Peripheral Functions Characteristics

#### AC Timing Test Points



#### 3.5.1 Serial array unit

##### (1) During communication at same potential (UART mode)


( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )

Parameter	Symbol	Conditions	HS (high-speed main) Mode		Unit
			MIN.	MAX.	
Transfer rate <sup>Note</sup>		Theoretical value of the maximum transfer rate $f_{CLK} = 24\text{ MHz}$ , $f_{MCK} = f_{CLK}$		$f_{MCK}/12$	bps
				2.0	Mbps


**Note** Transfer rate in the SNOOZE mode is 4800 bps only.

**Caution** Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

#### UART mode connection diagram (during communication at same potential)




#### UART mode bit width (during communication at same potential) (reference)




- Remarks**
- q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 3)
  - $f_{MCK}$ : Serial array unit operation clock frequency  
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))


**CSI mode connection diagram (during communication at same potential)**



**CSI mode serial transfer timing (during communication at same potential)  
(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)**



**CSI mode serial transfer timing (during communication at same potential)  
(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)**



- Remarks**
1. p: CSI number (p = 00, 10)
  2. m: Unit number, n: Channel number (mn = 00, 02)

**Notes 5.** The smaller maximum transfer rate derived by using  $f_{MCK}/12$  or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when  $2.4\text{ V} \leq V_{DD} < 3.3\text{ V}$  and  $1.6\text{ V} \leq V_b \leq 2.0\text{ V}$

$$\text{Maximum transfer rate} = \frac{1}{\{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\} \times 3} \text{ [bps]}$$


$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \text{ [%]}$$

\* This value is the theoretical value of the relative difference between the transmission and reception sides.

6. This value as an example is calculated when the conditions described in the “Conditions” column are met. Refer to **Note 5** above to calculate the maximum transfer rate under conditions of the customer.

**Caution** Select the TTL input buffer for the RxDq pin and the N-ch open drain output ( $V_{DD}$  tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For  $V_{IH}$  and  $V_{IL}$ , see the DC characteristics with TTL input buffer selected.

**UART mode connection diagram (during communication at different potential)**



(3) When reference voltage (+) = internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pins: ANI0, ANI16 to ANI25

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ , Reference voltage (+) =  $V_{BGR}$ <sup>Note 3</sup>, Reference voltage (-) =  $AV_{REFM}$ <sup>Note 4</sup> = 0 V, HS (high-speed main) mode)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8			bit
Conversion time	$t_{CONV}$	8-bit resolution	$2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	17		39	$\mu\text{s}$
Zero-scale error <sup>Notes 1, 2</sup>	E <sub>ZS</sub>	8-bit resolution	$2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			$\pm 0.60$	%FSR
Integral linearity error <sup>Note 1</sup>	ILE	8-bit resolution	$2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			$\pm 2.0$	LSB
Differential linearity error <sup>Note 1</sup>	DLE	8-bit resolution	$2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			$\pm 1.0$	LSB
Analog input voltage	$V_{AIN}$			0		$V_{BGR}$ <sup>Note 3</sup>	V

**Notes** 1. Excludes quantization error ( $\pm 1/2$  LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

3. See 3.6.2 Temperature sensor/internal reference voltage characteristics.

4. When reference voltage (-) =  $V_{SS}$ , the MAX. values are as follows.

Zero-scale error: Add  $\pm 0.35\%$ FSR to the  $AV_{REFM}$  MAX. value.

Integral linearity error: Add  $\pm 0.5$  LSB to the  $AV_{REFM}$  MAX. value.

Differential linearity error: Add  $\pm 0.2$  LSB to the  $AV_{REFM}$  MAX. value.

### 3.6.2 Temperature sensor/internal reference voltage characteristics

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ , HS (high-speed main) mode)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	$V_{TMPS25}$	ADS register = 80H, $T_A = +25^\circ\text{C}$		1.05		V
Internal reference output voltage	$V_{BGR}$	ADS register = 81H	1.38	1.45	1.5	V
Temperature coefficient	$F_{VTMPS}$	Temperature sensor that depends on the temperature		-3.6		$\text{mV}/^\circ\text{C}$
Operation stabilization wait time	$t_{AMP}$				5	$\mu\text{s}$

R5F10WMAAFB, R5F10WMCAFB, R5F10WMDAFB, R5F10WMEAFB, R5F10WMFAFB, R5F10WMGAFB,  
 R5F10WMAGFB, R5F10WMCGB, R5F10WMDGFB, R5F10WMEGFB, R5F10WMFGFB, R5F10WMGGFB

