

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XE

Details	
Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LCD, LVD, POR, PWM, WDT
Number of I/O	42
Program Memory Size	48KB (48K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 9x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10wldafa-30

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

O ROM, RAM capacities

Flash ROM	Data Flash	RAM	RL78/L13		
			64 pins	80 pins	
128 KB	4 KB	8 KB ^{Note}	R5F10WLG	R5F10WMG	
96 KB	4 KB	6 KB	R5F10WLF	R5F10WMF	
64 KB	4 KB	4 KB	R5F10WLE	R5F10WME	
48 KB	4 KB	2 KB	R5F10WLD	R5F10WMD	
32 KB	4 KB	1.5 KB	R5F10WLC	R5F10WMC	
16 KB	4 KB	1 KB	R5F10WLA	R5F10WMA	

Note This is about 7 KB when the self-programming function and data flash function are used. (For details, see CHAPTER 3 in the RL78/L13 User's Manual.)



1.2 List of Part Numbers





Figure 1-1. Part Number, Memory Size, and Package of RL78/L13



1.5.2 80-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). See Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/L13 User's Manual.



(TA = -40 to +85°C, 1.6 V \leq VDD \leq 5.5 V, Vss = 0 V)


Parameter	Symbol	Con	ditions		MIN.	TYP.	MAX.	Unit
current, high P22 to P27, P30 to F P40 to P47, P50 to F P70 to P77, P125 to		P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P70 to P77, P125 to P127, P130, P137	VI = VDD				1	μΑ
	ILIH2	P20 and P21, RESET	$V_1 = V_{DD}$				1	μA
	Іцнз	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)	$V_1 = V_{DD}$	In input port mode and when external clock is input			1	μA
				Resonator connected			10	μA
Input leakage current, low	ILIL1	P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P70 to P77, P125 to P127, P130, P137	VI = VSS				-1	μA
		P20 and P21, RESET	VI = VSS				-1	μA
	Ililis	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)	VI = VSS	In input port mode and when external clock is input			-1	μA
				Resonator connected			-10	μA
On-chip pull-up	Ruı	P00 to P07, P10 to P17,	VI = VSS	$2.4~V \leq V_{\text{DD}} < 5.5~V$	10	20	100	kΩ
resistance	P22 to P27, P30 to P35, P45 to P47, P50 to P57, P70 to P77, P125 to P127, P130			$1.6 \text{ V} \leq \text{V}_{\text{DD}} < 2.4 \text{ V}$	10	30	100	kΩ
	Ru2	P40 to P44	VI = VSS		10	20	100	kΩ


Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



- **Notes 1.** Total current flowing into V_{DD}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD} or V_{SS}. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the LCD controller/driver, A/D converter, LVD circuit, comparator, I/O port, on-chip pull-up/pull-down resistors, and the current flowing during data flash rewrite.
 - 2. During HALT instruction execution by flash memory.
 - **3.** When high-speed on-chip oscillator and subsystem clock are stopped.
 - 4. When high-speed system clock and subsystem clock are stopped.
 - When high-speed on-chip oscillator and high-speed system clock are stopped.
 When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the realtime clock 2 is included. However, not including the current flowing into the clock output/buzzer output, 12-bit interval timer, and watchdog timer.
 - **6.** Not including the current flowing into the real-time clock 2, clock output/buzzer output, 12-bit interval timer, and watchdog timer.
 - 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
 - HS (high-speed main) mode: 2.7 V \leq V_{DD} \leq 5.5 V@1 MHz to 24 MHz
 - 2.4 V \leq V_{DD} \leq 5.5 V@1 MHz to 16 MHz
 - LS (low-speed main) mode: $1.8 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}@1 \text{ MHz}$ to 8 MHz
 - LV (low-voltage main) mode: 1.6 V \leq V_{DD} \leq 5.5 V@1 MHz to 4 MHz
 - 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- **Remarks 1.** fMX: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fHOCO: High-speed on-chip oscillator clock frequency (48 MHz max.)
 - 3. fin: High-speed on-chip oscillator clock frequency (24 MHz max.)
 - **4.** fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 5. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25°C







Tcy vs VDD (LS (low-speed main) mode)



(5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2)

Parameter	rameter Symbol Conditions		Conditions	HS (high-speed main) Mode				LV (low-voltage main) Mode		Unit	
					MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate		Reception		$\label{eq:V_delta_b} \begin{split} V &\leq V_{\text{DD}} \leq 5.5 \ \text{V}, \\ V &\leq V_{\text{b}} \leq 4.0 \ \text{V} \end{split}$		fмск/6 ^{Note} 1		fмск/6 ^{Note} 1		fмск/6 ^{Note} 1	bps
			Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 3}$		4.0		1.3		0.6	Mbps	
				$\label{eq:V_DD} \begin{array}{l} V \leq V_{DD} < 4.0 \ V, \\ V \leq V_b \leq 2.7 \ V \end{array}$		fмск/6 ^{Note} 1		fмск/6 ^{Note} 1		fмск/6 ^{Note} 1	bps
			Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 3}$		4.0		1.3		0.6	Mbps	
			V,	$V (2.4 V^{Note 4}) \le V_{DD} < 3.3$ $V \le V_b \le 2.0 V$		fмск/6 Note s1, 2		fмск/6 Notes 1, 2		fмск/6 Notes 1, 2	bps
				Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 3}$		4.0		1.3		0.6	Mbps

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

Notes 1. Transfer rate in SNOOZE mode is 4800 bps only.

 $\textbf{2. Use it with } V_{\text{DD}} \geq V_{\text{b}}.$

3. The maximum operating frequencies of the CPU/peripheral hardware clock (fcLk) are:

HS (high-speed main) mode:	24 MHz (2.7 V \leq V _{DD} \leq 5.5 V)
	16 MHz (2.4 V \leq V _{DD} \leq 5.5 V)
LS (low-speed main) mode:	8 MHz (1.8 V \leq VDD \leq 5.5 V)
LV (low-voltage main) mode:	4 MHz (1.6 V \leq VDD \leq 5.5 V)

- 4. Condition in the HS (high-speed main) mode
- Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (Vbb tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VH and VL, see the DC characteristics with TTL input buffer selected.
- **Remarks 1.** Vb[V]: Communication line voltage
 - 2. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 3)
 - fMCK: Serial array unit operation clock frequency
 (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)



2.6 Analog Characteristics

2.6.1 A/D converter characteristics

Classification of A/D converter characteristics

Reference Voltage	Reference voltage (+) = AVREFP Reference voltage (-) = AVREFM	Reference voltage (+) = V _{DD} Reference voltage (-) = Vss	Reference voltage (+) = VBGR Reference voltage (-) = AVREFM
ANIO, ANI1	_	See 2.6.1 (2).	See 2.6.1 (3) .
ANI16 to ANI25	See 2.6.1 (1) .		
Internal reference voltage Temperature sensor output voltage	See 2.6.1 (1) .		_

(1) When reference voltage (+) = AVREFP/ANI0 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pins: ANI16 to ANI25, internal reference voltage, and temperature sensor output voltage

Parameter	Symbol	C	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution	$1.8 \text{ V} \le \text{AV}_{\text{REFP}} \le 5.5 \text{ V}$		1.2	±5.0	LSB
		AV _{REFP} = V _{DD} ^{Note 3}	$1.6~V \leq AV_{\text{REFP}} \leq 5.5~V^{\text{Note 4}}$		1.2	±8.5	LSB
Conversion time	t CONV	10-bit resolution	$3.6~V \leq V_{\text{DD}} \leq 5.5~V$	2.125		39	μs
		Target pin:	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	3.1875		39	μs
		ANI16 to ANI25	$1.8~V \leq V_{\text{DD}} \leq 5.5~V$	17		39	μs
			$1.6~V \leq V_{\text{DD}} \leq 5.5~V$	57		95	μs
		10-bit resolution	$3.6~V \leq V_{\text{DD}} \leq 5.5~V$	2.375		39	μs
		Target pin: Internal	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	3.5625		39	μs
	and tempe sensor out voltage (HS (high-	reference voltage, and temperature sensor output voltage (HS (high-speed main) mode)	$2.4~V \leq V_{DD} \leq 5.5~V$	17		39	μs
Zero-scale error ^{Notes 1, 2}	Ezs	10-bit resolution	$1.8 \text{ V} \leq AV_{\text{REFP}} \leq 5.5 \text{ V}$			±0.35	%FSR
		AV _{REFP} = V _{DD} ^{Note 3}	$1.6~V \leq AV_{\text{REFP}} \leq 5.5~V^{\text{Note 4}}$			±0.60	%FSR
Full-scale error ^{Notes 1, 2}	Efs	10-bit resolution	$1.8 \text{ V} \leq AV_{\text{REFP}} \leq 5.5 \text{ V}$			±0.35	%FSR
		AV _{REFP} = V _{DD} ^{Note 3}	$1.6~V \leq AV_{\text{REFP}} \leq 5.5~V^{\text{Note 4}}$			±0.60	%FSR
Integral linearity error ^{Note 1}	ILE	10-bit resolution	$1.8~V \leq AV_{\text{REFP}} \leq 5.5~V$			±3.5	LSB
		AV _{REFP} = V _{DD} ^{Note 3}	$1.6~V \leq AV_{\text{REFP}} \leq 5.5~V^{\text{Note 4}}$			±6.0	LSB
Differential linearity errorNote 1	DLE	10-bit resolution	$1.8 \text{ V} \leq AV_{\text{REFP}} \leq 5.5 \text{ V}$			±2.0	LSB
		AV _{REFP} = V _{DD} ^{Note 3}	$1.6~V \leq AV_{\text{REFP}} \leq 5.5~V^{\text{Note 4}}$			±2.5	LSB
Analog input voltage	VAIN	ANI16 to ANI25		0		AVREFP	V
		Internal reference voltage (2.4 V \leq V _{DD} \leq 5.5 V, HS (high-speed main) mode))			VBGR ^{Note 5}		V
		Temperature sensor (2.4 V \leq V _{DD} \leq 5.5 V,	output voltage HS (high-speed main) mode))	,	V _{TMPS25} Note 5	5	V

(Notes are listed on the next page.)



2.6.5 LVD circuit characteristics

LVD Detection Voltage of Reset Mode and Interrupt Mode

(TA = -40 to +85°C, VPDR \leq VDD \leq 5.5 V, Vss = 0 V)

	Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection	Supply voltage level	VLVD0	When power supply rises	3.98	4.06	4.14	V
voltage			When power supply falls	3.90	3.98	4.06	V
		VLVD1	When power supply rises	3.68	3.75	3.82	V
			When power supply falls	3.60	3.67	3.74	V
		VLVD2	When power supply rises	3.07	3.13	3.19	V
			When power supply falls	3.00	3.06	3.12	V
		VLVD3	When power supply rises	2.96	3.02	3.08	V
			When power supply falls	2.90	2.96	3.02	V
		VLVD4	When power supply rises	2.86	2.92	2.97	V
			When power supply falls	2.80	2.86	2.91	V
	VLVD5	When power supply rises	2.76	2.81	2.87	V	
		When power supply falls	2.70	2.75	2.81	V	
		VLVD6	When power supply rises	2.66	2.71	2.76	V
		When power supply falls	2.60	2.65	2.70	V	
		VLVD7	When power supply rises	2.56	2.61	2.66	V
			When power supply falls	2.50	2.55	2.60	V
		VLVD8	When power supply rises	2.45	2.50	2.55	V
			When power supply falls	2.40	2.45	2.50	V
		VLVD9	When power supply rises	2.05	2.09	2.13	V
			When power supply falls	2.00	2.04	2.08	V
		VLVD10	When power supply rises	1.94	1.98	2.02	V
			When power supply falls	1.90	1.94	1.98	V
		VLVD11	When power supply rises	1.84	1.88	1.91	V
			When power supply falls	1.80	1.84	1.87	V
		VLVD12	When power supply rises	1.74	1.77	1.81	V
			When power supply falls	1.70	1.73	1.77	V
		VLVD13	When power supply rises	1.64	1.67	1.70	V
			When power supply falls	1.60	1.63	1.66	V
Minimum pu	Ilse width	t∟w		300			μs
Detection de	elay time					300	μs



LVD Detection Voltage of Interrupt & Reset Mode

(TA = -40 to +85°C, VPDR \leq VDD \leq 5.5 V, Vss = 0 V)

Parameter	Symbol		Conc	litions	MIN.	TYP.	MAX.	Unit
Interrupt and reset	VLVD13	VPOC2, VF	POC1, VPOC0 = 0, 0, 0,	falling reset voltage	1.60	1.63	1.66	V
mode	VLVD12	Ľ	VIS1, LVIS0 = 1, 0	Rising release reset voltage	1.74	1.77	1.81	V
				Falling interrupt voltage	1.70	1.73	1.77	V
	VLVD11	Ľ	VIS1, LVIS0 = 0, 1	Rising release reset voltage	1.84	1.88	1.91	V
				Falling interrupt voltage	1.80	1.84	1.87	V
	VLVD4	Ľ	VIS1, LVIS0 = 0, 0	Rising release reset voltage	2.86	2.92	2.97	V
				Falling interrupt voltage	2.80	2.86	2.91	V
	VLVD11	VPOC2, VF	POC1, VPOC0 = 0, 0, 1,	falling reset voltage	1.80	1.84	1.87	V
	VLVD10	Ľ	VIS1, LVIS0 = 1, 0	Rising release reset voltage	1.94	1.98	2.02	V
				Falling interrupt voltage	1.90	1.94	1.98	V
	VLVD9	Ľ	VIS1, LVIS0 = 0, 1	Rising release reset voltage	2.05	2.09	2.13	V
				Falling interrupt voltage	2.00	2.04	2.08	V
	VLVD2	Ľ	VIS1, LVIS0 = 0, 0	Rising release reset voltage	3.07	3.13	3.19	V
				Falling interrupt voltage	3.00	3.06	3.12	V
	VLVD8	VPOC2, VF	POC1, VPOC0 = 0, 1, 0,	falling reset voltage	2.40	2.45	2.50	V
	VLVD7	Ľ	VIS1, LVIS0 = 1, 0	Rising release reset voltage	2.56	2.61	2.66	V
				Falling interrupt voltage	2.50	2.55	2.60	V
	VLVD6	Ľ	VIS1, LVIS0 = 0, 1	Rising release reset voltage	2.66	2.71	2.76	V
				Falling interrupt voltage	2.60	2.65	2.70	V
	VLVD1	Ľ	VIS1, LVIS0 = 0, 0	Rising release reset voltage	3.68	3.75	3.82	V
				Falling interrupt voltage	3.60	3.67	3.74	V
	VLVD5	VPOC2, VF	POC1, VPOC0 = 0, 1, 1,	falling reset voltage	2.70	2.75	2.81	V
	VLVD4	Ľ	VIS1, LVIS0 = 1, 0	Rising release reset voltage	2.86	2.92	2.97	V
				Falling interrupt voltage	2.80	2.86	2.91	V
	VLVD3	Ľ	VIS1, LVIS0 = 0, 1	Rising release reset voltage	2.96	3.02	3.08	V
				Falling interrupt voltage	2.90	2.96	3.02	V
	VLVD0	Ľ	VIS1, LVIS0 = 0, 0	Rising release reset voltage	3.98	4.06	4.14	V
				Falling interrupt voltage	3.90	3.98	4.06	V

2.6.6 Supply voltage rising slope characteristics

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
VDD rising slope	SVDD				54	V/ms

Caution Make sure to keep the internal reset state by the LVD circuit or an external reset until V_{DD} reaches the operating voltage range shown in 2.4 AC Characteristics.



3. ELECTRICAL SPECIFICATIONS (G: INDUSTRIAL APPLICATIONS $T_A = -40$ to +105°C)

This chapter describes the following electrical specifications. Target products G: Industrial applications $T_A = -40$ to $+105^{\circ}C$

R5F10WLAGFB, R5F10WLCGFB, R5F10WLDGFB, R5F10WLEGFB, R5F10WLFGFB, R5F10WLGGFB R5F10WMAGFB, R5F10WMCGFB, R5F10WMDGFB, R5F10WMEGFB, R5F10WMFGFB, R5F10WMGGFB

- Cautions 1. The RL78/L13 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
 - 2. The pins mounted depend on the product. See 2.1 Port Function to 2.2.1 With functions for each product in the RL78/L13 User's Manual.
 - Consult Renesas salesperson and distributor for derating when the product is used at T_A = +85°C to +105°C. Note that derating means "systematically lowering the load from the rated value to improve reliability".
- Remark When RL78/L13 is used in the range of $T_A = -40$ to +85°C, see CHAPTER 2 ELECTRICAL SPECIFICATIONS ($T_A = -40$ to +85°C).



Parameter	Symbol		Conditions	Ratings	Unit
LCD voltage	V _{L1}	V _{L1} voltage ^{Note 1}		–0.3 to +2.8 and –0.3 to V _{L4} +0.3	V
	VL2	VL2 voltage ^{Note 1}		–0.3 to VL4 +0.3 $^{\rm Note\ 2}$	V
	VL3	VL3 voltage ^{Note 1}		–0.3 to V_{L4} +0.3 $^{\text{Note 2}}$	V
	VL4	VL4 voltage ^{Note 1}		–0.3 to +6.5	V
	VLCAP	CAPL, CAPH volt	age ^{Note 1}	–0.3 to V_{L4} +0.3 $^{\text{Note 2}}$	V
	Vout	COM0 to COM7	External resistance division method	–0.3 to V_{DD} +0.3 $^{\text{Note 2}}$	V
		SEG0 to SEG50	Capacitor split method	–0.3 to V_{DD} +0.3 $^{\text{Note 2}}$	V
		output voltage	Internal voltage boosting method	–0.3 to V_{L4} +0.3 $^{\text{Note 2}}$	V

Absolute Maximum Ratings (2/3)

- **Notes 1.** This value only indicates the absolute maximum ratings when applying voltage to the V_{L1}, V_{L2}, V_{L3}, and V_{L4} pins; it does not mean that applying voltage to these pins is recommended. When using the internal voltage boosting method or capacitance split method, connect these pins to V_{SS} via a capacitor (0.47 μ F ± 30%) and connect a capacitor (0.47 μ F ± 30%) between the CAPL and CAPH pins.
 - 2. Must be 6.5 V or lower.
- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Vss: Reference voltage



Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output voltage, high	Vон1	P30 to P35, P40 to P47, P50 to P57, P70 to P77, P125 to P127, P130	$\begin{array}{l} 4.0 \ \text{V} \leq \text{V}_{\text{DD}} \leq 5.5 \ \text{V}, \\ \text{I}_{\text{OH1}} = -3.0 \ \text{mA} \end{array}$	$V_{\text{DD}} - 0.7$			V
			$2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V},$ I_OH1 = -2.0 mA	V _{DD} - 0.6			V
			$2.4 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V},$ Ioh1 = -1.5 mA	V _{DD} - 0.5			V
	Voh2	P20 and P21	2.4 V \leq V _{DD} \leq 5.5 V, I _{OH2} = -100 μ A	V _{DD} - 0.5			V
low	Vol1	P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57,	$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 8.5 \ mA \end{array} \end{array} \label{eq:VDD}$			0.7	V
		P70 to P77, P125 to P127, P130	$\begin{array}{l} 2.7 \ \text{V} \leq \text{V}_{\text{DD}} \leq 5.5 \ \text{V}, \\ \text{I}_{\text{OL1}} = 3.0 \ \text{mA} \end{array}$			0.6	V
			$\begin{array}{l} 2.7 \ \text{V} \leq \text{V}_{\text{DD}} \leq 5.5 \ \text{V}, \\ \\ \text{I}_{\text{OL1}} = 1.5 \ \text{mA} \end{array}$			0.4	V
			$\begin{array}{l} 2.4 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 0.6 \ mA \end{array}$			0.4	V
	Vol2	P20 and P21	$2.4 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V},$ $\text{I}_{\text{OL2}} = 400 \ \mu\text{A}$			0.4	V
	Vol3	P60 and P61	$4.0 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V},$ Iol3 = 15.0 mA			2.0	V
		$\begin{array}{l} 4.0 \ \text{V} \leq \text{V}_{\text{DD}} \leq 5.5 \ \text{V}, \\ \\ \text{I}_{\text{OL3}} = 5.0 \ \text{mA} \end{array}$			0.4	V	
			$\begin{array}{l} 2.7 \ \text{V} \leq \text{V}_{\text{DD}} \leq 5.5 \ \text{V}, \\ \text{I}_{\text{OL3}} = 3.0 \ \text{mA} \end{array}$			0.4	V
			$2.4 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V},$ $I_{\text{OL3}} = 2.0 \text{ mA}$			0.4	V

(TA = -40 to +105°C, 2.4 V \leq VDD \leq 5.5 V, Vss = 0 V)

Caution P00, P04 to P07, P16, P17, P35, P42 to P44, P46, P47, P53 to P56, and P130 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



Parameter	Symbol	Conditions	HS (high-speed	main) Mode	Unit
			MIN.	MAX.	
SCLr clock frequency	fsc∟	$\label{eq:VDD} \begin{array}{l} 2.7 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ C_{\text{b}} = 50 \ \text{pF}, \ R_{\text{b}} = 2.7 \ \text{k}\Omega \end{array}$		400 ^{Note 1}	kHz
		$\label{eq:VDD} \begin{array}{l} 2.4 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ C_{\text{b}} = 100 \ \text{pF}, \ R_{\text{b}} = 3 \ \text{k}\Omega \end{array}$		100 ^{Note 1}	kHz
Hold time when SCLr = "L"	tLOW	$\label{eq:VDD} \begin{array}{l} 2.7 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ C_{\text{b}} = 50 \ \text{pF}, \ R_{\text{b}} = 2.7 \ \text{k}\Omega \end{array}$	1200		ns
		$\label{eq:VDD} \begin{array}{l} 2.4 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ C_{\text{b}} = 100 \ \text{pF}, \ R_{\text{b}} = 3 \ \text{k}\Omega \end{array}$	4600		ns
Hold time when SCLr = "H"	tнigн	$\label{eq:VDD} \begin{array}{l} 2.7 \ V \leq V_{DD} \leq 5.5 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	1200		ns
		$\label{eq:VDD} \begin{array}{l} 2.4 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ C_{\text{b}} = 100 \ \text{pF}, \ R_{\text{b}} = 3 \ \text{k}\Omega \end{array}$	4600		ns
Data setup time (reception)	tsu:dat	$\label{eq:VDD} \begin{array}{l} 2.7 \ V \leq V_{DD} \leq 5.5 \ V, \\ \\ C_{b} = 50 \ pF, \ R_{b} = 2.7 \ k\Omega \end{array}$	1/f _{MCK} + 220 ^{Note 2}		ns
		$\label{eq:VDD} \begin{array}{l} 2.4 \ V \leq V_{DD} \leq 5.5 \ V, \\ C_b = 100 \ pF, \ R_b = 3 \ k\Omega \end{array}$	1/f _{MCK} + 580 ^{Note 2}		ns
Data hold time (transmission)	thd:dat	$\label{eq:VDD} \begin{array}{l} 2.7 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ C_{\text{b}} = 50 \ \text{pF}, \ R_{\text{b}} = 2.7 \ \text{k}\Omega \end{array}$	0	770	ns
		$\label{eq:VDD} \begin{array}{l} 2.4 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ C_{\text{b}} = 100 \ \text{pF}, \ R_{\text{b}} = 3 \ \text{k}\Omega \end{array}$	0	1420	ns

(4) During communication at same potential (simplified I²C mode)



Notes 1. The value must also be equal to or less than $f_{MCK}/4$.

2. Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".

Caution Select the normal input buffer and the N-ch open drain output (VDD tolerance) mode for the SDAr pin and the normal output mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg).

(Remarks are listed on the next page.)



(8)	Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I ² C mode) (1/2)
-----	---

(T _A = -40 to +105°C,	$2.4 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5$	V. Vss = 0 V)
(1A - 10.0010000)		•,••• • • •

Parameter	Symbol	Conditions	HS (high-spe	ed main) Mode	Unit
			MIN.	MAX.	
SCLr clock frequency	fsc∟			400 ^{Note 1}	kHz
		$\label{eq:VDD} \begin{split} & 2.7 \; V \leq V_{\text{DD}} < 4.0 \; V, 2.3 \; V \leq V_{b} \leq 2.7 \; V, \\ & C_{b} = 50 \; pF, \; R_{b} = 2.7 \; k\Omega \end{split}$		400 ^{Note 1}	kHz
				100 ^{Note 1}	kHz
		$\begin{array}{l} 2.7 \; V \leq V_{DD} < 4.0 \; V, \; 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$		100 ^{Note 1}	kHz
		$\begin{array}{l} 2.4 \; V \leq V_{DD} < 3.3 \; V, \; 1.6 \; V \leq V_b \leq 2.0 \; V, \\ C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{array}$		100 ^{Note 1}	kHz
Hold time when SCLr = "L"	tLOW	$\begin{array}{l} \label{eq:VDD} 4.0 \; V \leq V_{DD} \leq 5.5 \; V, 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	1200		ns
		$\label{eq:VDD} \begin{split} 2.7 \ V &\leq V_{DD} < 4.0 \ V, \ 2.3 \ V &\leq V_b \leq 2.7 \ V, \\ C_b &= 50 \ pF, \ R_b = 2.7 \ k\Omega \end{split}$	1200		ns
			4600		ns
		$\begin{array}{l} 2.7 \; V \leq V_{DD} < 4.0 \; V, \; 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	4600		ns
		$\label{eq:VDD} \begin{split} 2.4 \; V \leq V_{DD} < 3.3 \; V, \; 1.6 \; V \leq V_b \leq 2.0 \; V, \\ C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{split}$	4650		ns
Hold time when SCLr = "H"	tніgн	$\begin{array}{l} \label{eq:VDD} 4.0 \; V \leq V_{DD} \leq 5.5 \; V, 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	620		ns
		$\label{eq:VDD} \begin{split} 2.7 \; V &\leq V_{\text{DD}} < 4.0 \; V, 2.3 \; V \leq V_{\text{b}} < 2.7 \; V, \\ C_{\text{b}} &= 50 \; \text{pF}, \; R_{\text{b}} = 2.7 \; \text{k}\Omega \end{split}$	500		ns
			2700		ns
		$\begin{array}{l} 2.7 \; V \leq V_{DD} < 4.0 \; V, 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	2400		ns
		$\begin{array}{l} 2.4 \; V \leq V_{DD} < 3.3 \; V, 1.6 \; V \leq V_b \leq 2.0 \; V, \\ C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{array}$	1830		ns

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)



Parameter	Symbol	Conditions	HS (high-spee	d main) Mode	Unit
			MIN.	MAX.	
Data setup time (reception)	tsu:dat		1/f _{MCK} + 340 ^{Note 2}		ns
		$\begin{array}{l} 2.7 \ V \leq V_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	1/f _{мск} + 340 ^{Note 2}		ns
			1/f _{мск} + 760 ^{Note 2}		ns
		$\begin{array}{l} 2.7 \ V \leq V_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 100 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	1/f _{MCK} + 760 ^{Note 2}		ns
		$\begin{array}{l} 2.4 \ V \leq V_{\text{DD}} < 3.3 \ V, \ 1.6 \ V \leq V_{\text{b}} \leq 2.0 \ V, \\ C_{\text{b}} = 100 \ p\text{F}, \ R_{\text{b}} = 5.5 \ k\Omega \end{array}$	1/f _{мск} + 570 ^{Note 2}		ns
Data hold time (transmission)	thd:dat	$\begin{array}{l} \label{eq:VDD} 4.0 \; V \leq V_{\text{DD}} \leq 5.5 \; \text{V}, \; 2.7 \; \text{V} \leq V_{\text{b}} \leq 4.0 \; \text{V}, \\ C_{\text{b}} = 50 \; \text{pF}, \; R_{\text{b}} = 2.7 \; \text{k}\Omega \end{array}$	0	770	ns
		$\begin{array}{l} 2.7 \ V \leq V_{DD} < 4.0 \ V, \ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	0	770	ns
			0	1420	ns
		$\begin{array}{l} 2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} \leq 2.7 \ V, \\ C_{\text{b}} = 100 \ p\text{F}, \ R_{\text{b}} = 2.7 \ \text{k}\Omega \end{array}$	0	1420	ns
		$\begin{array}{l} 2.4 \ V \leq V_{\text{DD}} < 3.3 \ V, \ 1.6 \ V \leq V_{\text{b}} \leq 2.0 \ V , \\ C_{\text{b}} = 100 \ p\text{F}, \ R_{\text{b}} = 5.5 \ k\Omega \end{array}$	0	1215	ns

(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I²C mode) (2/2)

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

Notes 1. The value must also be equal to or less than $f_{MCK}/4$.

2. Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".

Caution Select the TTL input buffer and the N-ch open drain output (V_{DD} tolerance) mode for the SDAr pin and the N-ch open drain output (V_{DD} tolerance) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.

(**Remarks** are listed on the next page.)



3.5.2 Serial interface IICA

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	ns HS (high-spee		ed main) M	ode	Unit	
			Standar	d Mode	Fast	Mode		
			MIN.	MAX.	MIN.	MAX.		
SCLA0 clock frequency	fsc∟	Fast mode: fclk≥ 3.5 MHz	_	_	0	400	kHz	
		Normal mode: fcLK≥ 1 MHz	0	100	_	-	kHz	
Setup time of restart condition	tsu:sta		4.7		0.6		μs	
Hold time ^{Note 1}	t hd:sta		4.0		0.6		μs	
Hold time when SCLA0 = "L"	t LOW		4.7		1.3		μs	
Hold time when SCLA0 = "H"	t HIGH		4.0		0.6		μs	
Data setup time (reception)	tsu:dat		250		100		ns	
Data hold time (transmission)Note 2	thd:dat		0 ^{Note 3}	3.45	0 ^{Note 3}	0.9	μs	
Setup time of stop condition	tsu:sto		4.0		0.6		μs	
Bus-free time	t BUF		4.7		1.3		μs	


Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.

2. The maximum value (MAX.) of the:DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Remark The maximum value of C_b (communication line capacitance) and the value of R_b (communication line pull-up resistor) at that time in each mode are as follows.

 $\begin{array}{ll} \mbox{Standard mode:} & C_b = 400 \mbox{ pF}, \mbox{ R}_b = 2.7 \mbox{ } k\Omega \\ \mbox{Fast mode:} & C_b = 320 \mbox{ pF}, \mbox{ R}_b = 1.1 \mbox{ } k\Omega \\ \end{array}$

IICA serial transfer timing





(3) When reference voltage (+) = internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pins: ANI0, ANI16 to ANI25

(T_A = -40 to +105°C, 2.4 V \leq V_{DD} \leq 5.5 V, V_{SS} = 0 V, Reference voltage (+) = V_{BGR}^{Note 3}, Reference voltage (-) = AV_{REFM}^{Note 4} = 0 V, HS (high-speed main) mode)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES				8		bit
Conversion time	tconv	8-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$	17		39	μs
Zero-scale error ^{Notes 1, 2}	Ezs	8-bit resolution	$2.4~V \leq V \text{DD} \leq 5.5~V$			±0.60	%FSR
Integral linearity error ^{Note 1}	ILE	8-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±2.0	LSB
Differential linearity error ^{Note 1}	DLE	8-bit resolution	$2.4~V \leq V \text{DD} \leq 5.5~V$			±1.0	LSB
Analog input voltage	VAIN			0		$V_{\text{BGR}}^{\text{Note 3}}$	V

Notes 1. Excludes quantization error (±1/2 LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

3. See 3.6.2 Temperature sensor/internal reference voltage characteristics.


3.6.2 Temperature sensor/internal reference voltage characteristics

(TA = -40 to +105°C, 2.4 V \leq VDD \leq 5.5 V, Vss = 0 V, HS (high-speed main) mode)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	VTMPS25	ADS register = 80H, T _A = +25°C		1.05		V
Internal reference output voltage	VBGR	ADS register = 81H	1.38	1.45	1.5	V
Temperature coefficient	FVTMPS	Temperature sensor that depends on the temperature		-3.6		mV/°C
Operation stabilization wait time	tamp				5	μs







R5F10WLAAFB, R5F10WLCAFB, R5F10WLDAFB, R5F10WLEAFB, R5F10WLFAFB, R5F10WLGAFB, R5F10WLAGFB, R5F10WLCGFB, R5F10



Revision History

RL78/L13 Data Sheet

		Description				
Rev.	Date	Page	Summary			
0.01	Apr 13, 2012	-	First Edition issued			
0.02	Oct 31, 2012	-	Change of the number of segment pins			
			64-pin products: 36 pins			
			• 80-pin products: 51 pins			
2.10	Aug 12, 2016	1	Modification of features of 16-bit timer and 16-bit timer KB20 (IH) in 1.1 Features			
		5	Addition of product name (RL78/L13) and description (Top View) in 1.3.1 64-pin products			
		6	Addition of product name (RL78/L13) and description (Top View) in 1.3.2 80-pin products			
		10	Modification of functional overview of main system clock in 1.6 Outline of Functions			
		15	Modification of description in Absolute Maximum Ratings (3/3)			
		17, 18	Modification of description in 2.3.1 Pin characteristics			
		38	Modification of remark 3 in 2.5.1 (4) During communication at same potential (simplified I ² C mode)			
		68	Modification of the title and note, and addition of caution in 2.8 RAM Data Retention Characteristics			
		70	Addition of Remark			
		74	Modification of description in Absolute Maximum Ratings ($T_A = 25 \text{ °C}$) (3/3)			
		76	Modification of description in 3.3.1 Pin characteristics			
		95	Modification of remark 3 in 3.5.1 (4) During communication at same potential (simplified I ² C mode)			
		118	Modification of the title and note, and addition of caution in 3.8 RAM Data Retention Characteristics			

All trademarks and registered trademarks are the property of their respective owners.

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc.