



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LCD, LVD, POR, PWM, WDT
Number of I/O	42
Program Memory Size	48KB (48K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 9x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LFQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10wlafb-50

○ ROM, RAM capacities

Flash ROM	Data Flash	RAM	RL78/L13	
			64 pins	80 pins
128 KB	4 KB	8 KB ^{Note}	R5F10WLG	R5F10WMG
96 KB	4 KB	6 KB	R5F10WLF	R5F10WMF
64 KB	4 KB	4 KB	R5F10WLE	R5F10WME
48 KB	4 KB	2 KB	R5F10WLD	R5F10WMD
32 KB	4 KB	1.5 KB	R5F10WLC	R5F10WMC
16 KB	4 KB	1 KB	R5F10WLA	R5F10WMA

Note This is about 7 KB when the self-programming function and data flash function are used. (For details, see **CHAPTER 3** in the RL78/L13 User's Manual.)

Pin Count	Package	Data Flash	Fields of Application ^{Note}	Ordering Part Number
64 pins	64-pin plastic LQFP (12 × 12 mm, 0.65 mm pitch)	Mounted	A	R5F10WLAAFA#30, R5F10WLAAFA#50, R5F10WLCAFA#30, R5F10WLCAFA#50, R5F10WLDAFA#30, R5F10WLDAFA#50, R5F10WLEAFA#30, R5F10WLEAFA#50, R5F10WLFAFA#30, R5F10WLFAFA#50, R5F10WLGAFA#30, R5F10WLGAFA#50
	64-pin plastic LFQFP (10 × 10 mm, 0.5 mm pitch)	Mounted	A G	R5F10WLAAFB#30, R5F10WLAAFB#50, R5F10WLCAF#30, R5F10WLCAF#50, R5F10WLDAFB#30, R5F10WLDAFB#50, R5F10WLEAFB#30, R5F10WLEAFB#50, R5F10WLFAFB#30, R5F10WLFAFB#50, R5F10WLGAFB#30, R5F10WLGAFB#50, R5F10WLAGFB#30, R5F10WLAGFB#50, R5F10WLCGFB#30, R5F10WLCGFB#50, R5F10WLDGFB#30, R5F10WLDGFB#50, R5F10WLEGFB#30, R5F10WLEGFB#50, R5F10WLFGFB#30, R5F10WLFGFB#50, R5F10WLGGFB#30, R5F10WLGGFB#50
80 pins	80-pin plastic LQFP (14 × 14 mm, 0.65 mm pitch)	Mounted	A	R5F10WMAAFA#30, R5F10WMAAFA#50, R5F10WMCAFA#30, R5F10WMCAFA#50, R5F10WMDAFA#30, R5F10WMDAFA#50, R5F10WMEAFA#30, R5F10WMEAFA#50, R5F10WMFAFA#30, R5F10WMFAFA#50, R5F10WMGABA#30, R5F10WMGABA#50
	80-pin plastic LFQFP (12 × 12 mm, 0.5 mm pitch)	Mounted	A G	R5F10WMAAFB#30, R5F10WMAAFB#50, R5F10WMCAF#30, R5F10WMCAF#50, R5F10WMDAFB#30, R5F10WMDAFB#50, R5F10WMEAFB#30, R5F10WMEAFB#50, R5F10WMFAFB#30, R5F10WMFAFB#50, R5F10WMGAFB#30, R5F10WMGAFB#50, R5F10WMAGFB#30, R5F10WMAGFB#50, R5F10WMCGFB#30, R5F10WMCGFB#50, R5F10WMDGFB#30, R5F10WMDGFB#50, R5F10WMEGFB#30, R5F10WMEGFB#50, R5F10WMFGFB#30, R5F10WMFGFB#50, R5F10WMGGFB#30, R5F10WMGGFB#50


Note For the fields of application, see **Figure 1-1 Part Number, Memory Size, and Package of RL78/L13**.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

1.3 Pin Configuration (Top View)

<R> 1.3.1 64-pin products

- 64-pin plastic LQFP (12 × 12 mm, 0.65 mm pitch)
- 64-pin plastic LFQFP (10 × 10 mm, 0.5 mm pitch)




Caution Connect the REGC pin to V_{ss} via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see **1.4 Pin Identification**.

2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). See **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/L13 User's Manual.

<R> 1.3.2 80-pin products

- 80-pin plastic LQFP (14 × 14 mm, 0.65 mm pitch)
- 80-pin plastic LFQFP (12 × 12 mm, 0.5 mm pitch)



Caution Connect the REGC pin to V_{ss} via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see **1.4 Pin Identification**.

2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). See **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/L13 User's Manual.

1.6 Outline of Functions

(1/2)

Item		64-pin	80-pin
		R5F10WLx (x = A, C-G)	R5F10WMx (x = A, C-G)
Code flash memory (KB)		16 to 128	16 to 128
Data flash memory (KB)		4	4
RAM (KB)		1 to 8 ^{Note 1}	1 to 8 ^{Note 1}
Address space		1 MB	
<R>	Main system clock	X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) HS (High-speed main) mode: 1 to 20 MHz ($V_{DD} = 2.7$ to 5.5 V), HS (High-speed main) mode: 1 to 16 MHz ($V_{DD} = 2.4$ to 5.5 V), LS (Low-speed main) mode: 1 to 8 MHz ($V_{DD} = 1.8$ to 5.5 V), LV (Low-voltage main) mode: 1 to 4 MHz ($V_{DD} = 1.6$ to 5.5 V)	
	High-speed on-chip oscillator	HS (High-speed main) mode: 1 to 24 MHz ($V_{DD} = 2.7$ to 5.5 V), HS (High-speed main) mode: 1 to 16 MHz ($V_{DD} = 2.4$ to 5.5 V), LS (Low-speed main) mode: 1 to 8 MHz ($V_{DD} = 1.8$ to 5.5 V), LV (Low-voltage main) mode: 1 to 4 MHz ($V_{DD} = 1.6$ to 5.5 V)	
Clock for 16-bit timer KB20		48 MHz (TYP.): $V_{DD} = 2.7$ to 5.5 V	
Subsystem clock		XT1 (crystal) oscillation, external subsystem clock input (EXCLKS) 32.768 kHz (TYP.): $V_{DD} = 1.6$ to 5.5 V	
Low-speed on-chip oscillator		15 kHz (TYP.)	
General-purpose register		(8-bit register × 8) × 4 banks	
Minimum instruction execution time		0.04167 μ s (High-speed on-chip oscillator: $f_{IH} = 24$ MHz operation)	
		0.05 μ s (High-speed system clock: $f_{MX} = 20$ MHz operation)	
		30.5 μ s (Subsystem clock: $f_{SUB} = 32.768$ kHz operation)	
Instruction set		<ul style="list-style-type: none"> • Data transfer (8/16 bits) • Adder and subtractor/logical operation (8/16 bits) • Multiplication (8 bits × 8 bits) • Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc. 	
I/O port	Total	49	65
	CMOS I/O	42 (N-ch O.D. I/O [V_{DD} withstand voltage]: 12)	58 (N-ch O.D. I/O [V_{DD} withstand voltage]: 18)
	CMOS input	5	5
	CMOS output	—	—
	N-ch O.D I/O (withstand voltage: 6 V)	2	2
Timer	16-bit timer TAU	8 channels	
	16-bit timer KB20	1 channel	
	Watchdog timer	1 channel	
	12-bit interval timer (IT)	1 channel	
	Real-time clock 2	1 channel	
	RTC2 output	1 • 1 Hz (subsystem clock: $f_{SUB} = 32.768$ kHz)	
	Timer output	8 channels (PWM outputs: 7 ^{Note 2}) (TAU used) 1 channel (timer KB20 used)	
	Remote control output function	1 (TAU used)	

- Notes**
- In the case of the 8 KB, this is about 7 KB when the self-programming function and data flash function are used.
 - The number of outputs varies depending on the setting of the channels in use and the number of master channels (see **6.9.3 Operation as multiple PWM output function** in the RL78/L13 User's Manual.).

2.3 DC Characteristics

2.3.1 Pin characteristics

($T_A = -40$ to $+85^\circ\text{C}$, $1.6 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = 0 \text{ V}$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
<R> Output current, high ^{Note 1}	I_{OH1}	Per pin for P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P70 to P77, P125 to P127, P130	$1.6 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$		-10.0 ^{Note 2}	mA
		Total of P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P70 to P77, P125 to P127, P130 (When duty = 70% ^{Note 3})	$4.0 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$		-90.0	mA
			$2.7 \text{ V} \leq V_{DD} < 4.0 \text{ V}$		-15.0	mA
			$1.8 \text{ V} \leq V_{DD} < 2.7 \text{ V}$		-7.0	mA
			$1.6 \text{ V} \leq V_{DD} < 1.8 \text{ V}$		-3.0	mA
	I_{OH2}	Per pin for P20 and P21	$1.6 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$		-0.1 ^{Note 2}	mA
		Total of all pins (When duty = 70% ^{Note 3})	$1.6 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$		-0.2	mA

- Notes**
- Value of the current at which the device operation is guaranteed even if the current flows from the V_{DD} pin to an output pin
 - Do not exceed the total current value.
 - Output current value under conditions where the duty factor $\leq 70\%$.

The output current value that has changed to the duty factor $> 70\%$ the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = $(I_{OH} \times 0.7)/(n \times 0.01)$

<Example> Where n = 80% and $I_{OH} = -90.0 \text{ mA}$

$$\text{Total output current of pins} = (-90.0 \times 0.7)/(80 \times 0.01) \approx -78.75 \text{ mA}$$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Caution P00, P04 to P07, P16, P17, P35, P42 to P44, P46, P47, P53 to P56, and P130 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

2.4 AC Characteristics


(TA = -40 to +85°C, 1.6 V ≤ V_{DD} ≤ 5.5 V, V_{SS} = 0 V)

Parameter	Symbol	Conditions			MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum instruction execution time)	T _{CY}	Main system clock (f _{MAIN}) operation	HS (high-speed main) mode	2.7 V ≤ V _{DD} ≤ 5.5 V	0.0417		1	μs
				2.4 V ≤ V _{DD} < 2.7 V	0.0625		1	μs
			LS (low-speed main) mode	1.8 V ≤ V _{DD} ≤ 5.5 V	0.125		1	μs
			LV (low-voltage main) mode	1.6 V ≤ V _{DD} ≤ 5.5 V	0.25		1	μs
		Subsystem clock (f _{SUB}) operation ^{Note}		1.8 V ≤ V _{DD} ≤ 5.5 V	28.5	30.5	31.3	μs
		In the self programming mode	HS (high-speed main) mode	2.7 V ≤ V _{DD} ≤ 5.5 V	0.0417		1	μs
				2.4 V ≤ V _{DD} < 2.7 V	0.0625		1	μs
			LS (low-speed main) mode	1.8 V ≤ V _{DD} ≤ 5.5 V	0.125		1	μs
			LV (low-voltage main) mode	1.6 V ≤ V _{DD} ≤ 5.5 V	0.25		1	μs
External system clock frequency	f _{EX}	2.7 V ≤ V _{DD} ≤ 5.5 V			1.0		20.0	MHz
		2.4 V ≤ V _{DD} < 2.7 V			1.0		16.0	MHz
		1.8 V ≤ V _{DD} < 2.4 V			1.0		8.0	MHz
		1.6 V ≤ V _{DD} < 1.8 V			1.0		4.0	MHz
	f _{EXS}				32		35	kHz
External system clock input high-level width, low-level width	t _{EXH} , t _{EXL}	2.7 V ≤ V _{DD} ≤ 5.5 V			24			ns
		2.4 V ≤ V _{DD} < 2.7 V			30			ns
		1.8 V ≤ V _{DD} < 2.4 V			60			ns
		1.6 V ≤ V _{DD} < 1.8 V			120			ns
	t _{EXHS} , t _{EXLS}				13.7			μs
TI00 to TI07 input high-level width, low-level width	t _{TIH} , t _{TL}				1/f _{MCK} +10			ns
TO00 to TO07, TKBO00, TKBO01-0 to TKBO01-2 output frequency	f _{TO}	HS (high-speed main) mode	4.0 V ≤ V _{DD} ≤ 5.5 V				12	MHz
							8	MHz
			2.4 V ≤ V _{DD} < 2.7 V				4	MHz
		LV (low-voltage main) mode	1.6 V ≤ V _{DD} ≤ 5.5 V				2	MHz
		LS (low-speed main) mode	1.8 V ≤ V _{DD} ≤ 5.5 V				4	MHz
PCLBUZ0, PCLBUZ1 output frequency	f _{PCL}	HS (high-speed main) mode	4.0 V ≤ V _{DD} ≤ 5.5 V				16	MHz
							8	MHz
			2.4 V ≤ V _{DD} < 2.7 V				4	MHz
		LV (low-voltage main) mode	1.8 V ≤ V _{DD} ≤ 5.5 V				4	MHz
			1.6 V ≤ V _{DD} < 1.8 V				2	MHz
		LS (low-speed main) mode	1.8 V ≤ V _{DD} ≤ 5.5 V				4	MHz
Interrupt input high-level width, low-level width	t _{INTH} , t _{INTL}	INTP0 to INTP7	1.6 V ≤ V _{DD} ≤ 5.5 V	1				μs
Key interrupt input high-level width, low-level width	t _{KRH} , t _{KRL}	KR0 to KR7	1.8 V ≤ V _{DD} ≤ 5.5 V	250				ns
			1.6 V ≤ V _{DD} < 1.8 V	1				μs
IH-PWM output restart input high-level width	t _{IHR}	INTP0 to INTP7		2				f _{CLK}
TMKB2 forced output stop input high-level width	t _{IHR}	INTP0 to INTP2		2				f _{CLK}
RESET low-level width	t _{RS}			10				μs

(Note and Remark are listed on the next page.)

2.5 Peripheral Functions Characteristics

AC Timing Test Points



2.5.1 Serial array unit

(1) During communication at same potential (UART mode)

($T_A = -40$ to $+85^\circ\text{C}$, $1.6 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = 0 \text{ V}$)

Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate ^{Note 1}		2.4 V $\leq V_{DD} \leq 5.5 \text{ V}$		$f_{MCK}/6$		$f_{MCK}/6$		$f_{MCK}/6$	bps
		Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}$ ^{Note 2}		4.0		1.3		0.6	Mbps
		1.8 V $\leq V_{DD} \leq 5.5 \text{ V}$		—		$f_{MCK}/6$		$f_{MCK}/6$	bps
		Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}$ ^{Note 2}		—		1.3		0.6	Mbps
		1.6 V $\leq V_{DD} \leq 5.5 \text{ V}$		—		—		$f_{MCK}/6$	bps
		Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}$ ^{Note 2}		—		—		0.6	Mbps

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

2. The maximum operating frequencies of the CPU/peripheral hardware clock (f_{CLK}) are:

HS (high-speed main) mode: 24 MHz ($2.7 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$)


16 MHz ($2.4 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$)


LS (low-speed main) mode: 8 MHz ($1.8 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$)

LV (low-voltage main) mode: 4 MHz ($1.6 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$)

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)

Remarks 1. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 3)

2. f_{MCK}: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))

(2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output)
($T_A = -40$ to $+85^\circ\text{C}$, $1.6 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = 0 \text{ V}$)

Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	t _{KCY1}	2.7 V ≤ V_{DD} ≤ 5.5 V	167 ^{Note 1}		500 ^{Note 1}		1000 ^{Note 1}		ns
		2.4 V ≤ V_{DD} ≤ 5.5 V	250 ^{Note 1}		500 ^{Note 1}		1000 ^{Note 1}		ns
		1.8 V ≤ V_{DD} ≤ 5.5 V	—		500 ^{Note 1}		1000 ^{Note 1}		ns
		1.6 V ≤ V_{DD} ≤ 5.5 V	—		—		1000 ^{Note 1}		ns
SCKp high-/low-level width	t _{KL1} , t _{KH1}	4.0 V ≤ V_{DD} ≤ 5.5 V	t _{KCY1} /2–12		t _{KCY1} /2–50		t _{KCY1} /2–50		ns
		2.7 V ≤ V_{DD} ≤ 5.5 V	t _{KCY1} /2–18		t _{KCY1} /2–50		t _{KCY1} /2–50		ns
		2.4 V ≤ V_{DD} ≤ 5.5 V	t _{KCY1} /2–38		t _{KCY1} /2–50		t _{KCY1} /2–50		ns
		1.8 V ≤ V_{DD} ≤ 5.5 V	—		t _{KCY1} /2–50		t _{KCY1} /2–50		ns
		1.6 V ≤ V_{DD} ≤ 5.5 V	—		—		t _{KCY1} /2–100		ns
Slp setup time (to SCKp↑) ^{Note 2}	t _{SIK1}	2.7 V ≤ V_{DD} ≤ 5.5 V	44		110		110		ns
		2.4 V ≤ V_{DD} ≤ 5.5 V	75		110		110		ns
		1.8 V ≤ V_{DD} ≤ 5.5 V	—		110		110		ns
		1.6 V ≤ V_{DD} ≤ 5.5 V	—		—		220		ns
Slp hold time (from SCKp↑) ^{Note 3}	t _{KSI1}	2.4 V ≤ V_{DD} ≤ 5.5 V	19		19		19		ns
		1.8 V ≤ V_{DD} ≤ 5.5 V	—		19		19		ns
		1.6 V ≤ V_{DD} ≤ 5.5 V	—		—		19		ns
Delay time from SCKp↓ to SO _p output ^{Note 4}	t _{KSO1}	C = 30 pF ^{Note 5}	2.4 V ≤ V_{DD} ≤ 5.5 V		25		25		25 ns
			1.8 V ≤ V_{DD} ≤ 5.5 V		—		25		25 ns
			1.6 V ≤ V_{DD} ≤ 5.5 V		—		—		25 ns

Notes 1. The value must also be equal to or more than $2/f_{CLK}$ for CSI00 and equal to or more than $4/f_{CLK}$ for CSI10.

2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp setup time becomes “to SCKp↓” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes “from SCKp↓” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
4. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SO_p output becomes “from SCKp↑” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
5. C is the load capacitance of the SCKp and SO_p output lines.

Caution Select the normal input buffer for the Slp pin and the normal output mode for the SO_p pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remarks 1. p: CSI number (p = 00, 10), m: Unit number (m = 0), n: Channel number (n = 0, 2),

g: PIM and POM numbers (g = 0, 1)

2. f_{MCK}: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 02))

- Notes**
1. When $\text{DAP}_{mn} = 0$ and $\text{CKP}_{mn} = 0$, or $\text{DAP}_{mn} = 1$ and $\text{CKP}_{mn} = 1$.
 2. When $\text{DAP}_{mn} = 0$ and $\text{CKP}_{mn} = 1$, or $\text{DAP}_{mn} = 1$ and $\text{CKP}_{mn} = 0$.

Caution Select the TTL input buffer for the **S_lp** pin and the N-ch open drain output (V_{DD} tolerance) mode for the **SO_p** pin and **SCK_p** pin by using port input mode register **g** (PIM_g) and port output mode register **g** (POM_g). For V_{IH} and V_{IL} , see the DC characteristics with TTL input buffer selected.

- Remarks**
1. $R_b[\Omega]$: Communication line (SCK_p, SO_p) pull-up resistance, $C_b[F]$: Communication line (SCK_p, SO_p) load capacitance, $V_b[V]$: Communication line voltage
 2. p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM and POM number (g = 1)
 3. f_{MCK} : Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMR_{mn}). m: Unit number, n: Channel number (mn = 00))
 4. This specification is valid only when CSI00's peripheral I/O redirect function is not used.


(7) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (2/2)
 $(T_A = -40$ to $+85^\circ\text{C}$, $1.8 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = 0 \text{ V}$)

Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Slp setup time (to $SCKp \downarrow$) ^{Note 4}	tsIK1	4.0 V $\leq V_{DD} \leq 5.5$ V, $2.7 \text{ V} \leq V_b \leq 4.0$ V, $C_b = 30 \text{ pF}$, $R_b = 1.4 \text{ k}\Omega$	44		110		110		ns
		2.7 V $\leq V_{DD} < 4.0$ V, $2.3 \text{ V} \leq V_b \leq 2.7$ V, $C_b = 30 \text{ pF}$, $R_b = 2.7 \text{ k}\Omega$	44		110		110		ns
		1.8 V (2.4 V ^{Note 1}) $\leq V_{DD} < 3.3$ V, 1.6 V $\leq V_b \leq 2.0$ V ^{Note 2} , $C_b = 30 \text{ pF}$, $R_b = 5.5 \text{ k}\Omega$	110		110		110		ns
Slp hold time (from $SCKp \downarrow$) ^{Note 4}	tKSI1	4.0 V $\leq V_{DD} \leq 5.5$ V, $2.7 \text{ V} \leq V_b \leq 4.0$ V, $C_b = 30 \text{ pF}$, $R_b = 1.4 \text{ k}\Omega$	19		19		19		ns
		2.7 V $\leq V_{DD} < 4.0$ V, $2.3 \text{ V} \leq V_b \leq 2.7$ V, $C_b = 30 \text{ pF}$, $R_b = 2.7 \text{ k}\Omega$	19		19		19		ns
		1.8 V (2.4 V ^{Note 1}) $\leq V_{DD} < 3.3$ V, 1.6 V $\leq V_b \leq 2.0$ V ^{Note 2} , $C_b = 30 \text{ pF}$, $R_b = 5.5 \text{ k}\Omega$	19		19		19		ns
Delay time from $SCKp \uparrow$ to SO _p output ^{Note 4}	tKS01	4.0 V $\leq V_{DD} \leq 5.5$ V, $2.7 \text{ V} \leq V_b \leq 4.0$ V, $C_b = 30 \text{ pF}$, $R_b = 1.4 \text{ k}\Omega$		25		25		25	ns
		2.7 V $\leq V_{DD} < 4.0$ V, $2.3 \text{ V} \leq V_b \leq 2.7$ V, $C_b = 30 \text{ pF}$, $R_b = 2.7 \text{ k}\Omega$		25		25		25	ns
		1.8 V (2.4 V ^{Note 1}) $\leq V_{DD} < 3.3$ V, 1.6 V $\leq V_b \leq 2.0$ V ^{Note 2} , $C_b = 30 \text{ pF}$, $R_b = 5.5 \text{ k}\Omega$		25		25		25	ns

- Notes**
- Condition in HS (high-speed main) mode
 - Use it with $V_{DD} \geq V_b$.
 - When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
 - When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Caution Select the TTL input buffer for the Slp pin and the N-ch open drain output (V_{DD} tolerance) mode for the SO_p pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL} , see the DC characteristics with TTL input buffer selected.

CSI mode connection diagram (during communication at different potential)



(2) I²C fast mode(TA = -40 to +85°C, 1.6 V ≤ V_{DD} ≤ 5.5 V, V_{SS} = 0 V)

Parameter	Symbol	Conditions		HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	f _{SCL}	Fast mode: f _{CLK} ≥ 3.5 MHz	2.7 V ≤ V _{DD} ≤ 5.5 V	0	400	0	400	0	400	KHz
			1.8 V (2.4 V ^{Note 3}) ≤ V _{DD} ≤ 5.5 V	0	400	0	400	0	400	KHz
Setup time of restart condition	t _{SU:STA}	2.7 V ≤ V _{DD} ≤ 5.5 V		0.6		0.6		0.6		μs
		1.8 V (2.4 V ^{Note 3}) ≤ V _{DD} ≤ 5.5 V		0.6		0.6		0.6		μs
Hold time ^{Note 1}	t _{HD:STA}	2.7 V ≤ V _{DD} ≤ 5.5 V		0.6		0.6		0.6		μs
		1.8 V (2.4 V ^{Note 3}) ≤ V _{DD} ≤ 5.5 V		0.6		0.6		0.6		μs
Hold time when SCLA0 = "L"	t _{LOW}	2.7 V ≤ V _{DD} ≤ 5.5 V		1.3		1.3		1.3		μs
		1.8 V (2.4 V ^{Note 3}) ≤ V _{DD} ≤ 5.5 V		1.3		1.3		1.3		μs
Hold time when SCLA0 = "H"	t _{HIGH}	2.7 V ≤ V _{DD} ≤ 5.5 V		0.6		0.6		0.6		μs
		1.8 V (2.4 V ^{Note 3}) ≤ V _{DD} ≤ 5.5 V		0.6		0.6		0.6		μs
Data setup time (reception)	t _{SU:DAT}	2.7 V ≤ V _{DD} ≤ 5.5 V		100		100		100		ns
		1.8 V (2.4 V ^{Note 3}) ≤ V _{DD} ≤ 5.5 V		100		100		100		ns
Data hold time (transmission) ^{Note 2}	t _{HD:DAT}	2.7 V ≤ V _{DD} ≤ 5.5 V		0	0.9	0	0.9	0	0.9	μs
		1.8 V (2.4 V ^{Note 3}) ≤ V _{DD} ≤ 5.5 V		0	0.9	0	0.9	0	0.9	μs
Setup time of stop condition	t _{SU:STO}	2.7 V ≤ V _{DD} ≤ 5.5 V		0.6		0.6		0.6		μs
		1.8 V (2.4 V ^{Note 3}) ≤ V _{DD} ≤ 5.5 V		0.6		0.6		0.6		μs
Bus-free time	t _{BUF}	2.7 V ≤ V _{DD} ≤ 5.5 V		1.3		1.3		1.3		μs
		1.8 V (2.4 V ^{Note 3}) ≤ V _{DD} ≤ 5.5 V		1.3		1.3		1.3		μs

- Notes**
- The first clock pulse is generated after this period when the start/restart condition is detected.
 - The maximum value (MAX.) of t_{HD:DAT} is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.
 - Condition in HS (high-speed main) mode

Caution The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (I_{OH1}, I_{OL1}, V_{OH1}, V_{OL1}) must satisfy the values in the redirect destination.

Remark The maximum value of C_b (communication line capacitance) and the value of R_b (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode: C_b = 320 pF, R_b = 1.1 kΩ

2.6.3 Comparator characteristics

($T_A = -40$ to $+85^\circ\text{C}$, $1.6 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = 0 \text{ V}$)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input voltage range	Ivref			0		$V_{DD} - 1.4$	V
	Ivcmp			-0.3		$V_{DD} + 0.3$	V
Output delay	td	$V_{DD} = 3.0 \text{ V}$ Input slew rate > 50 mV/ μs	Comparator high-speed mode, standard mode			1.2	μs
			Comparator high-speed mode, window mode			2.0	μs
			Comparator low-speed mode, standard mode		3.0	5.0	μs
High-electric-potential reference voltage	VTW+	Comparator high-speed mode, window mode		0.66 V_{DD}	0.76 V_{DD}	0.86 V_{DD}	V
Low-electric-potential reference voltage	VTW-	Comparator high-speed mode, window mode		0.14 V_{DD}	0.24 V_{DD}	0.34 V_{DD}	V
Operation stabilization wait time	t _{CMP}			100			μs
Internal reference output voltage ^{Note}	V _{BGR}	$2.4 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$, HS (high-speed main) mode		1.38	1.45	1.50	V


Note Cannot be used in LS (low-speed main) mode, LV (low-voltage main) mode, subsystem clock operation, and STOP mode.

2.6.4 POR circuit characteristics

($T_A = -40$ to $+85^\circ\text{C}$, $V_{SS} = 0 \text{ V}$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	V _{POR}	When power supply rises	1.47	1.51	1.55	V
	V _{PDR}	When power supply falls	1.46	1.50	1.54	V
Minimum pulse width ^{Note}	T _{PW}		300			μs

Note This is the time required for the POR circuit to execute a reset operation when V_{DD} falls below V_{PDR} . When the microcontroller enters STOP mode and when the main system clock (f_{MAIN}) has been stopped by setting bit 0 (HIOSTOP) and bit 7 (MSTOP) of the clock operation status control register (CSC), this is the time required for the POR circuit to execute a reset operation between when V_{DD} falls below 0.7 V and when V_{DD} rises to V_{PDR} or higher.



2.7 LCD Characteristics

2.7.1 External resistance division method

(1) Static display mode

($T_A = -40$ to $+85^\circ\text{C}$, V_{L4} (MIN.) $\leq V_{DD} \leq 5.5$ V, $V_{SS} = 0$ V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	V_{L4}		2.0		V_{DD}	V

(2) 1/2 bias method, 1/4 bias method

($T_A = -40$ to $+85^\circ\text{C}$, V_{L4} (MIN.) $\leq V_{DD} \leq 5.5$ V, $V_{SS} = 0$ V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	V_{L4}		2.7		V_{DD}	V

(3) 1/3 bias method

($T_A = -40$ to $+85^\circ\text{C}$, V_{L4} (MIN.) $\leq V_{DD} \leq 5.5$ V, $V_{SS} = 0$ V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	V_{L4}		2.5		V_{DD}	V

($T_A = -40$ to $+105^\circ\text{C}$, $2.4 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = 0 \text{ V}$)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, low ^{Note 1}	I _{OL1}	Per pin for P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P70 to P77, P125 to P127, P130				8.5 ^{Note 2}	mA
		Per pin for P60 and P61				15.0 ^{Note 2}	mA
		Total of P40 to P47, P130 (When duty = 70% ^{Note 3})	4.0 V $\leq V_{DD} \leq 5.5$ V			40.0	mA
			2.7 V $\leq V_{DD} < 4.0$ V			15.0	mA
			2.4 V $\leq V_{DD} < 2.7$ V			9.0	mA
		Total of P00 to P07, P10 to P17, P22 to P27, P30 to P35, P50 to P57, P70 to P77, P125 to P127 (When duty = 70% ^{Note 3})	4.0 V $\leq V_{DD} \leq 5.5$ V			60.0	mA
			2.7 V $\leq V_{DD} < 4.0$ V			35.0	mA
			2.4 V $\leq V_{DD} < 2.7$ V			20.0	mA
		Total of all pins (When duty = 70% ^{Note 3})				100.0	mA
	I _{OL2}	Per pin for P20 and P21				0.4 ^{Note 2}	mA
		Total of all pins (When duty = 70% ^{Note 3})	2.4 V $\leq V_{DD} \leq 5.5$ V			0.8	mA

- Notes**
1. Value of the current at which the device operation is guaranteed even if the current flows from an output pin to the V_{SS} pin
 2. Do not exceed the total current value.
 3. Output current value under conditions where the duty factor $\leq 70\%$.

The output current value that has changed to the duty factor $> 70\%$ the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = $(I_{OL} \times 0.7)/(n \times 0.01)$

<Example> Where n = 80% and $I_{OL} = 40.0$ mA

$$\text{Total output current of pins} = (40.0 \times 0.7)/(80 \times 0.01) = 35.0 \text{ mA}$$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

3.4 AC Characteristics

($T_A = -40$ to $+105^\circ\text{C}$, $2.4 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = 0 \text{ V}$)

Parameter	Symbol	Conditions			MIN.	TYP.	MAX.	Unit	
Instruction cycle (minimum instruction execution time)	T_{CY}	Main system clock (f_{MAIN}) operation	HS (high-speed main) mode	$2.7 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$	0.0417		1	μs	
				$2.4 \text{ V} \leq V_{DD} < 2.7 \text{ V}$	0.0625		1	μs	
		Subsystem clock (f_{SUB}) operation		$2.4 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$	28.5	30.5	31.3	μs	
		In the self programming mode	HS (high-speed main) mode	$2.7 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$	0.0417		1	μs	
				$2.4 \text{ V} \leq V_{DD} < 2.7 \text{ V}$	0.0625		1	μs	
External system clock frequency	f_{EX}	$2.7 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$			1.0		20.0	MHz	
		$2.4 \text{ V} \leq V_{DD} < 2.7 \text{ V}$			1.0		16.0	MHz	
	f_{EXS}				32		35	kHz	
External system clock input high-level width, low-level width	t_{EXH}, t_{EXL}	$2.7 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$			24			ns	
		$2.4 \text{ V} \leq V_{DD} < 2.7 \text{ V}$			30			ns	
	t_{EXHS}, t_{EXLS}				13.7			μs	
TI00 to TI07 input high-level width, low-level width	t_{TIH}, t_{TIL}				$1/f_{MCK} + 10$			ns	
TO00 to TO07, TKBO00 ^{Note} , TKBO01-0 to TKBO01-2 ^{Note} output frequency	f_{TO}	HS (high-speed main) mode	$4.0 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$				12	MHz	
			$2.7 \text{ V} \leq V_{DD} < 4.0 \text{ V}$				8	MHz	
			$2.4 \text{ V} \leq V_{DD} < 2.7 \text{ V}$				4	MHz	
PCLBUZ0, PCLBUZ1 output frequency	f_{PCL}	HS (high-speed main) mode	$4.0 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$				16	MHz	
			$2.7 \text{ V} \leq V_{DD} < 4.0 \text{ V}$				8	MHz	
			$2.4 \text{ V} \leq V_{DD} < 2.7 \text{ V}$				4	MHz	
Interrupt input high-level width, low-level width	t_{INTH}, t_{INTL}	INTP0 to INTP7	$2.4 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$		1			μs	
Key interrupt input high-level width, low-level width	t_{KRH}, t_{KRL}	KR0 to KR7	$2.4 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$		250			ns	
IH-PWM output restart input high-level width	t_{IHR}	INTP0 to INTP7			2			f_{CLK}	
TMKB2 forced output stop input high-level width	t_{IHR}	INTP0 to INTP2			2			f_{CLK}	
RESET low-level width	t_{RSI}				10			μs	

(Note and Remark are listed on the next page.)

(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I²C mode) (1/2) $(T_A = -40$ to $+105^\circ\text{C}$, $2.4 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = 0 \text{ V}$)

Parameter	Symbol	Conditions	HS (high-speed main) Mode		Unit
			MIN.	MAX.	
SCL _r clock frequency	f _{SCL}	4.0 V $\leq V_{DD} \leq 5.5 \text{ V}$, $2.7 \text{ V} \leq V_b \leq 4.0 \text{ V}$, $C_b = 50 \text{ pF}$, $R_b = 2.7 \text{ k}\Omega$		400 ^{Note 1}	kHz
		2.7 V $\leq V_{DD} < 4.0 \text{ V}$, $2.3 \text{ V} \leq V_b \leq 2.7 \text{ V}$, $C_b = 50 \text{ pF}$, $R_b = 2.7 \text{ k}\Omega$		400 ^{Note 1}	kHz
		4.0 V $\leq V_{DD} \leq 5.5 \text{ V}$, $2.7 \text{ V} \leq V_b \leq 4.0 \text{ V}$, $C_b = 100 \text{ pF}$, $R_b = 2.8 \text{ k}\Omega$		100 ^{Note 1}	kHz
		2.7 V $\leq V_{DD} < 4.0 \text{ V}$, $2.3 \text{ V} \leq V_b \leq 2.7 \text{ V}$, $C_b = 100 \text{ pF}$, $R_b = 2.7 \text{ k}\Omega$		100 ^{Note 1}	kHz
		2.4 V $\leq V_{DD} < 3.3 \text{ V}$, $1.6 \text{ V} \leq V_b \leq 2.0 \text{ V}$, $C_b = 100 \text{ pF}$, $R_b = 5.5 \text{ k}\Omega$		100 ^{Note 1}	kHz
Hold time when SCL _r = "L"	t _{LOW}	4.0 V $\leq V_{DD} \leq 5.5 \text{ V}$, $2.7 \text{ V} \leq V_b \leq 4.0 \text{ V}$, $C_b = 50 \text{ pF}$, $R_b = 2.7 \text{ k}\Omega$	1200		ns
		2.7 V $\leq V_{DD} < 4.0 \text{ V}$, $2.3 \text{ V} \leq V_b \leq 2.7 \text{ V}$, $C_b = 50 \text{ pF}$, $R_b = 2.7 \text{ k}\Omega$	1200		ns
		4.0 V $\leq V_{DD} \leq 5.5 \text{ V}$, $2.7 \text{ V} \leq V_b \leq 4.0 \text{ V}$, $C_b = 100 \text{ pF}$, $R_b = 2.8 \text{ k}\Omega$	4600		ns
		2.7 V $\leq V_{DD} < 4.0 \text{ V}$, $2.3 \text{ V} \leq V_b \leq 2.7 \text{ V}$, $C_b = 100 \text{ pF}$, $R_b = 2.7 \text{ k}\Omega$	4600		ns
		2.4 V $\leq V_{DD} < 3.3 \text{ V}$, $1.6 \text{ V} \leq V_b \leq 2.0 \text{ V}$, $C_b = 100 \text{ pF}$, $R_b = 5.5 \text{ k}\Omega$	4650		ns
Hold time when SCL _r = "H"	t _{HIGH}	4.0 V $\leq V_{DD} \leq 5.5 \text{ V}$, $2.7 \text{ V} \leq V_b \leq 4.0 \text{ V}$, $C_b = 50 \text{ pF}$, $R_b = 2.7 \text{ k}\Omega$	620		ns
		2.7 V $\leq V_{DD} < 4.0 \text{ V}$, $2.3 \text{ V} \leq V_b < 2.7 \text{ V}$, $C_b = 50 \text{ pF}$, $R_b = 2.7 \text{ k}\Omega$	500		ns
		4.0 V $\leq V_{DD} \leq 5.5 \text{ V}$, $2.7 \text{ V} \leq V_b \leq 4.0 \text{ V}$, $C_b = 100 \text{ pF}$, $R_b = 2.8 \text{ k}\Omega$	2700		ns
		2.7 V $\leq V_{DD} < 4.0 \text{ V}$, $2.3 \text{ V} \leq V_b \leq 2.7 \text{ V}$, $C_b = 100 \text{ pF}$, $R_b = 2.7 \text{ k}\Omega$	2400		ns
		2.4 V $\leq V_{DD} < 3.3 \text{ V}$, $1.6 \text{ V} \leq V_b \leq 2.0 \text{ V}$, $C_b = 100 \text{ pF}$, $R_b = 5.5 \text{ k}\Omega$	1830		ns

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)

- (3) When reference voltage (+) = internal reference voltage ($\text{ADREFP1} = 1$, $\text{ADREFP0} = 0$), reference voltage (-) = $\text{AVREFM}/\text{ANI1}$ ($\text{ADREFM} = 1$), target pins: ANI0 , ANI16 to ANI25

($T_A = -40$ to $+105^\circ\text{C}$, $2.4 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = 0 \text{ V}$, Reference voltage (+) = $V_{BGR}^{\text{Note 3}}$,

Reference voltage (-) = $\text{AVREFM}^{\text{Note 4}} = 0 \text{ V}$, HS (high-speed main) mode)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8		bit	
Conversion time	t _{CONV}	8-bit resolution	$2.4 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$	17		39	μs
Zero-scale error ^{Notes 1, 2}	E _{zs}	8-bit resolution	$2.4 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$			± 0.60	%FSR
Integral linearity error ^{Note 1}	ILE	8-bit resolution	$2.4 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$			± 2.0	LSB
Differential linearity error ^{Note 1}	DLE	8-bit resolution	$2.4 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$			± 1.0	LSB
Analog input voltage	V _{AIN}			0		$V_{BGR}^{\text{Note 3}}$	V

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

3. See 3.6.2 Temperature sensor/internal reference voltage characteristics.

4. When reference voltage (-) = V_{SS} , the MAX. values are as follows.

Zero-scale error: Add $\pm 0.35\%$ FSR to the AV_{REFM} MAX. value.

Integral linearity error: Add ± 0.5 LSB to the AV_{REFM} MAX. value.

Differential linearity error: Add ± 0.2 LSB to the AV_{REFM} MAX. value.

3.6.2 Temperature sensor/internal reference voltage characteristics

($T_A = -40$ to $+105^\circ\text{C}$, $2.4 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = 0 \text{ V}$, HS (high-speed main) mode)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	V _{TMP25}	ADS register = 80H, $T_A = +25^\circ\text{C}$		1.05		V
Internal reference output voltage	V _{BGR}	ADS register = 81H	1.38	1.45	1.5	V
Temperature coefficient	F _{VTMPS}	Temperature sensor that depends on the temperature		-3.6		mV/ $^\circ\text{C}$
Operation stabilization wait time	t _{AMP}				5	μs

R5F10WLAAFB, R5F10WLCAFB, R5F10WLDAFB, R5F10WLEAFB, R5F10WLFAFB, R5F10WLGAFB,
R5F10WLAGFB, R5F10WLCGFB, R5F10WLDGFB, R5F10WLEGFB, R5F10WLFGFB, R5F10WLGGFB

