

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XE

Details	
Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LCD, LVD, POR, PWM, WDT
Number of I/O	42
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 9x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10wleafa-50

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### O ROM, RAM capacities

Flash ROM	Data Flash	RAM	RL78/L13		
			64 pins	80 pins	
128 KB	4 KB	8 KB <sup>Note</sup>	R5F10WLG	R5F10WMG	
96 KB	4 KB	6 KB	R5F10WLF	R5F10WMF	
64 KB	4 KB	4 KB	R5F10WLE	R5F10WME	
48 KB	4 KB	2 KB	R5F10WLD	R5F10WMD	
32 KB	4 KB	1.5 KB	R5F10WLC	R5F10WMC	
16 KB	4 KB	1 KB	R5F10WLA	R5F10WMA	

Note This is about 7 KB when the self-programming function and data flash function are used. (For details, see CHAPTER 3 in the RL78/L13 User's Manual.)



Pin Count	Package	Data Flash	Fields of Application <sup>Note</sup>	Ordering Part Number
64 pins	64-pin plastic LQFP (12 × 12 mm, 0.65 mm pitch)	Mounted	A	R5F10WLAAFA#30, R5F10WLAAFA#50, R5F10WLCAFA#30, R5F10WLCAFA#50, R5F10WLDAFA#30, R5F10WLDAFA#50, R5F10WLEAFA#30, R5F10WLEAFA#50, R5F10WLFAFA#30, R5F10WLFAFA#50, R5F10WLGAFA#30, R5F10WLGAFA#50
	64-pin plastic LFQFP ( $10 \times 10$ mm, 0.5 mm pitch)	Mounted	A	R5F10WLAAFB#30, R5F10WLAAFB#50, R5F10WLCAFB#30, R5F10WLCAFB#50, R5F10WLDAFB#30, R5F10WLDAFB#50, R5F10WLEAFB#30, R5F10WLEAFB#50, R5F10WLFAFB#30, R5F10WLFAFB#50, R5F10WLGAFB#30, R5F10WLGAFB#50,
			G	R5F10WLAGFB#30, R5F10WLAGFB#50, R5F10WLCGFB#30, R5F10WLCGFB#50, R5F10WLDGFB#30, R5F10WLDGFB#50, R5F10WLEGFB#30, R5F10WLEGFB#50, R5F10WLFGFB#30, R5F10WLFGFB#50, R5F10WLGGFB#30, R5F10WLGGFB#50
80 pins	80-pin plastic LQFP (14 $\times$ 14 mm, 0.65 mm pitch)	Mounted	A	R5F10WMAAFA#30, R5F10WMAAFA#50, R5F10WMCAFA#30, R5F10WMCAFA#50, R5F10WMDAFA#30, R5F10WMDAFA#50, R5F10WMEAFA#30, R5F10WMEAFA#50, R5F10WMFAFA#30, R5F10WMFAFA#50, R5F10WMGAFA#30, R5F10WMGAFA#50
	80-pin plastic LFQFP ( $12 \times 12$ mm, 0.5 mm pitch)	Mounted	A	R5F10WMAAFB#30, R5F10WMAAFB#50, R5F10WMCAFB#30, R5F10WMCAFB#50, R5F10WMDAFB#30, R5F10WMDAFB#50, R5F10WMEAFB#30, R5F10WMEAFB#50, R5F10WMFAFB#30, R5F10WMFAFB#50, R5F10WMGAFB#30, R5F10WMGAFB#50,
			G	R5F10WMAGFB#30, R5F10WMAGFB#50, R5F10WMCGFB#30, R5F10WMCGFB#50, R5F10WMDGFB#30, R5F10WMDGFB#50, R5F10WMEGFB#30, R5F10WMEGFB#50, R5F10WMFGFB#30, R5F10WMFGFB#50, R5F10WMGGFB#30, R5F10WMGGFB#50


Note For the fields of application, see Figure 1-1 Part Number, Memory Size, and Package of RL78/L13.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.



## <R> 1.3.2 80-pin products

- 80-pin plastic LQFP (14  $\times$  14 mm, 0.65 mm pitch)
- 80-pin plastic LFQFP (12 × 12 mm, 0.5 mm pitch)



Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1  $\mu$ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.

 Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). See Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/L13 User's Manual.




- **Notes 1.** Total current flowing into V<sub>DD</sub>, including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub> or V<sub>SS</sub>. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the LCD controller/driver, A/D converter, LVD circuit, comparator, I/O port, on-chip pull-up/pull-down resistors, and the current flowing during data flash rewrite.
  - 2. When high-speed on-chip oscillator and subsystem clock are stopped.
  - 3. When high-speed system clock and subsystem clock are stopped.
  - 4. When high-speed on-chip oscillator and high-speed system clock are stopped. When setting ultra-low power consumption oscillation (AMPHS1 = 1). The current flowing into the LCD controller/driver, 16-bit timer KB20, real-time clock 2, 12-bit interval timer, and watchdog timer is not included.
  - 5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below. HS (high-speed main) mode:  $2.7 V \le V_{DD} \le 5.5 V@1 MHz$  to 24 MHz  $2.4 V \le V_{DD} \le 5.5 V@1 MHz$  to 16 MHz
    - LS (low-speed main) mode:  $1.8 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}_{\odot}$  1 MHz to 8 MHz
    - LV (low-voltage main) mode:  $1.6 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}_{\odot} 1 \text{ MHz}$  to 4 MHz
- **Remarks 1.** fMX: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  - 2. fHOCO: High-speed on-chip oscillator clock frequency (48 MHz max.)
  - 3. fin: High-speed on-chip oscillator clock frequency (24 MHz max.)
  - **4.** fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
  - 5. Except subsystem clock operation, temperature condition of the TYP. value is  $T_A = 25^{\circ}C$



### 2.5 Peripheral Functions Characteristics

#### **AC Timing Test Points**



#### 2.5.1 Serial array unit

#### (1) During communication at same potential (UART mode) (T<sub>A</sub> = -40 to +85°C, 1.6 V $\leq$ V<sub>DD</sub> $\leq$ 5.5 V, V<sub>SS</sub> = 0 V)

Parameter	Symbol	Conditions	Conditions HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate <sup>Note</sup> 1		$2.4 \ V \le V_{\text{DD}} \le 5.5 \ V$		fмск/6		fмск/6		fмск/6	bps
		Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 2}$		4.0		1.3		0.6	Mbps
	$1.8~V \le V_{\text{DD}} \le 5.5~V$			-		fмск/6		fмск/6	bps
		Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 2}$		_		1.3		0.6	Mbps
		$1.6 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$		-		-		fмск/6	bps
		Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 2}$		_		_		0.6	Mbps


Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

2. The maximum operating frequencies of the CPU/peripheral hardware clock (fclk) are:

HS (high-speed main) mode:	24 MHz (2.7 V $\leq$ VDD $\leq$ 5.5 V)
	16 MHz (2.4 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V)
LS (low-speed main) mode:	8 MHz (1.8 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V)
LV (low-voltage main) mode:	4 MHz (1.6 V $\leq$ VDD $\leq$ 5.5 V)

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

#### UART mode connection diagram (during communication at same potential)





### (5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2)

Parameter	Symbol			Conditions		HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode	
					MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate			$\label{eq:V_delta_b} \begin{split} V &\leq V_{\text{DD}} \leq 5.5 \ \text{V}, \\ V &\leq V_{\text{b}} \leq 4.0 \ \text{V} \end{split}$		fмск/6 <sup>Note</sup> 1		fмск/6 <sup>Note</sup> 1		fмск/6 <sup>Note</sup> 1	bps	
		Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 3}$		4.0		1.3		0.6	Mbps		
				$\label{eq:V_DD} \begin{array}{l} V \leq V_{DD} < 4.0 \ V, \\ V \leq V_b \leq 2.7 \ V \end{array}$		fмск/6 <sup>Note</sup> 1		fмск/6 <sup>Note</sup> 1		fмск/6 <sup>Note</sup> 1	bps
				Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 3}$		4.0		1.3		0.6	Mbps
			V,	$V (2.4 V^{Note 4}) \le V_{DD} < 3.3$ $V \le V_b \le 2.0 V$		fмск/6 Note s1, 2		fмск/6 Notes 1, 2		fмск/6 Notes 1, 2	bps
				Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 3}$		4.0		1.3		0.6	Mbps

### $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

Notes 1. Transfer rate in SNOOZE mode is 4800 bps only.

 $\textbf{2. Use it with } V_{\text{DD}} \geq V_{\text{b}}.$ 

3. The maximum operating frequencies of the CPU/peripheral hardware clock (fcLk) are:

HS (high-speed main) mode:	24 MHz (2.7 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V)
	16 MHz (2.4 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V)
LS (low-speed main) mode:	8 MHz (1.8 V $\leq$ VDD $\leq$ 5.5 V)
LV (low-voltage main) mode:	4 MHz (1.6 V $\leq$ VDD $\leq$ 5.5 V)

- 4. Condition in the HS (high-speed main) mode
- Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (Vbb tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VH and VL, see the DC characteristics with TTL input buffer selected.
- **Remarks 1.** Vb[V]: Communication line voltage
  - 2. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 3)
  - fMCK: Serial array unit operation clock frequency
    (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)



# (6) Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)

Parameter	Symbol		Conditions	HS (higl main)	•	LS (low main)	/-speed Mode		-voltage Mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	<b>t</b> ксү1	tксү1 ≥ 2/fc∟к		200		1150		1150		ns
			$\begin{array}{l} 2.7 \; V \leq V_{DD} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 20 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	300		1150		1150		ns
SCKp high-level width	<b>t</b> кн1	$\begin{array}{l} 4.0 \ V \leq V_{DD} \leq 5 \\ C_b = 20 \ pF, \ R_b \end{array}$	.5 V, 2.7 V ≤ V₅ ≤ 4.0 V, = 1.4 kΩ	tксү1/2 — 50		tксү1/2 – 50		tксү1/2 – 50		ns
		$2.7 V \le V_{DD} < 4.$ $C_b = 20 \text{ pF}, R_b = 100 \text{ pF}$	0 V, 2.3 V $\leq$ V <sub>b</sub> $\leq$ 2.7 V, = 2.7 kΩ	tксү1/2 — 120		tксү1/2 — 120		tксү1/2 — 120		ns
SCKp low-level width	<b>t</b> ĸ∟1	$\begin{array}{l} 4.0 \ V \leq V_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V, \\ C_b = 20 \ pF, \ R_b = 1.4 \ k\Omega \end{array}$		tксү1/2 — 7		tксү1/2 — 50		tксү1/2 — 50		ns
		$2.7 V \le V_{DD} < 4.$ C <sub>b</sub> = 20 pF, R <sub>b</sub>	0 V, 2.3 V $\leq$ V <sub>b</sub> $\leq$ 2.7 V, = 2.7 kΩ	tксү1/2 — 10		tксү1/2 — 50		tксү1/2 — 50		ns
		$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5 \\ C_{\text{b}} = 20 \ pF, \ R_{\text{b}} \end{array}$	.5 V, 2.7 V $\leq$ V <sub>b</sub> $\leq$ 4.0 V, = 1.4 kΩ	58		479		479		ns
		$2.7 V \le V_{DD} < 4.$ $C_b = 20 \text{ pF}, R_b = 100 \text{ F}$	0 V, 2.3 V $\leq$ V <sub>b</sub> $\leq$ 2.7 V, = 2.7 kΩ	121		479		479		ns
SIp hold time (from SCKp↑) <sup>Note</sup>	tks⊨	$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5 \\ C_{\text{b}} = 20 \ pF, \ R_{\text{b}} \end{array}$	.5 V, 2.7 V ≤ V₅ ≤ 4.0 V, = 1.4 kΩ	10		10		10		ns
1		$2.7 V \le V_{DD} < 4.$ $C_b = 20 \text{ pF}, R_b = 100 \text{ pF}$	0 V, 2.3 V $\leq$ V <sub>b</sub> $\leq$ 2.7 V, = 2.7 kΩ	10		10		10		ns
Delay time from SCKp↓ to	<b>t</b> KSO1	$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq 5 \\ C_{\text{b}} = 20 \ pF, \ R_{\text{b}} \end{array}$	.5 V, 2.7 V ≤ V₅ ≤ 4.0 V, = 1.4 kΩ		60		60		60	ns
SOp output <sup>Note 1</sup>		$2.7 V \le V_{DD} < 4.$ $C_b = 20 \text{ pF}, R_b = 100 \text{ pF}$	0 V, 2.3 V $\leq$ V <sub>b</sub> $\leq$ 2.7 V, = 2.7 kΩ		130		130		130	ns
SIp setup time (to SCKp↓) <sup>Note 2</sup>	tsıĸ1	$\begin{array}{l} 4.0 \ V \leq V_{DD} \leq 5 \\ C_{b} = 20 \ pF, \ R_{b} \end{array}$	.5 V, 2.7 V $\leq$ V <sub>b</sub> $\leq$ 4.0 V, = 1.4 kΩ	23		110		110		ns
		$2.7 V \le V_{DD} < 4.$ C <sub>b</sub> = 20 pF, R <sub>b</sub>	0 V, 2.3 V $\leq$ V <sub>b</sub> $\leq$ 2.7 V, = 2.7 kΩ	33		110		110		ns
SIp hold time (from SCKp↓) <sup>Note</sup>	tks⊨1	$\begin{array}{l} 4.0 \ V \leq V_{DD} \leq 5 \\ C_b = 20 \ pF, \ R_b \end{array}$	.5 V, 2.7 V ≤ V₅ ≤ 4.0 V, = 1.4 kΩ	10		10		10		ns
2		$2.7 V \le V_{DD} < 4.$ C <sub>b</sub> = 20 pF, R <sub>b</sub>	0 V, 2.3 V $\leq$ V <sub>b</sub> $\leq$ 2.7 V, = 2.7 kΩ	10		10		10		ns
Delay time from SCKp↑ to	tkso1	$\begin{array}{l} 4.0 \ V \leq V_{DD} \leq 5 \\ C_b = 20 \ pF, \ R_b \end{array}$	.5 V, 2.7 V $\le$ V <sub>b</sub> $\le$ 4.0 V, = 1.4 kΩ		10		10		10	ns
SOp output <sup>Note 2</sup>		$2.7 V \le V_{DD} < 4.$ C <sub>b</sub> = 20 pF, R <sub>b</sub>	0 V, 2.3 V $\leq$ V <sub>b</sub> $\leq$ 2.7 V, = 2.7 kΩ		10		10		10	ns

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$ 

(Notes, Caution and Remarks are listed on the next page.)

# (7) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (1/2) $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$


Parameter	Symbol		Conditions	HS (higl main)	•	LS (low main)	•	LV (low main)	-	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tkcy1	tксү1 ≥ 4/fс∟к	$\begin{array}{l} 4.0 \; V \leq V_{DD} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 30 \; pF, \; R_b = 1.4 \; k\Omega \end{array}$	300		1150		1150		ns
			2.7 V $\leq$ V <sub>DD</sub> $<$ 4.0 V, 2.3 V $\leq$ V <sub>b</sub> $\leq$ 2.7 V, C <sub>b</sub> $=$ 30 pF, R <sub>b</sub> $=$ 2.7 k $\Omega$	500		1150		1150		ns
			$\begin{split} & 1.8 \; V \; (2.4 \; V^{\text{Note 1}}) \leq V_{\text{DD}} < 3.3 \\ & V, \\ & 1.6 \; V \leq V_b \leq 1.8 \; V^{\text{Note 2}}, \\ & C_b = 30 \; pF, \; R_b = 5.5 \; k\Omega \end{split}$	1150		1150		1150		ns
SCKp high-level width	tкнı	$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq \\ C_{\text{b}} = 30 \ \text{pF, R} \end{array}$	5.5 V, 2.7 V $\leq$ Vb $\leq$ 4.0 V, Hb = 1.4 k\Omega	tксү1/2 — 75		tксү1/2 — 75		tксү1/2 — 75		ns
		$2.7 \text{ V} \le \text{V}_{\text{DD}} \le C_{\text{b}} = 30 \text{ pF}, \text{ R}$	tксү1/2 — 170		tксү1/2 — 170		tксү1/2 — 170		ns	
		$1.8 V (2.4 V^{Nc})$ $1.6 V \le V_b \le 2$ $C_b = 30 \text{ pF, R}$	tkcy1/2 458		tkcy1/2 - 458		tkcy1/2 - 458		ns	
SCKp low-level width	tĸ∟1	$\begin{array}{l} 4.0 \ V \leq V_{\text{DD}} \leq \\ C_{\text{b}} = 30 \ \text{pF}, \ R \end{array}$	5.5 V, 2.7 V ≤ V₅ ≤ 4.0 V, ₅ = 1.4 kΩ	tксү1/2 — 12		tксү1/2 — 50		tксү1/2 — 50		ns
		$2.7 V \le V_{DD} < C_b = 30 pF, R$	tксү1/2 — 18		tксү1/2 — 50		tксү1/2 — 50		ns	
		$1.8 V (2.4 V^{No})$ $1.6 V \le V_b \le 2$ $C_b = 30 \text{ pF, R}$		tксү1/2 — 50		tkcy1/2 - 50		tkcy1/2 - 50	ns	
SIp setup time (to SCKp↑) <sup>Note 3</sup>	tsıĸı	$\begin{array}{l} 4.0 \ V \leq V_{DD} \leq \\ C_b = 30 \ pF, \ R \end{array}$	5.5 V, 2.7 V $\leq$ Vb $\leq$ 4.0 V, Hb = 1.4 k\Omega	81		479		479		ns
		$2.7 V \le V_{DD} < C_b = 30 pF, R$	4.0 V, 2.3 V $\leq$ Vb $\leq$ 2.7 V, lb = 2.7 k\Omega	177		479		479		ns
		$1.8 V (2.4 V^{No})$ $1.6 V \le V_b \le 2$ $C_b = 30 \text{ pF, R}$		479		479		479		ns
SIp hold time (from SCKp↑) <sup>Note</sup>	tksi1	$\begin{array}{l} 4.0 \ V \leq V_{DD} \leq \\ C_{b} = 30 \ pF, \ R \end{array}$	5.5 V, 2.7 V $\leq$ V <sub>b</sub> $\leq$ 4.0 V, h <sub>b</sub> = 1.4 kΩ	19		19		19		ns
3		2.7 V ≤ V <sub>DD</sub> < C <sub>b</sub> = 30 pF, R	4.0 V, 2.3 V $\leq$ Vb $\leq$ 2.7 V, Hb = 2.7 k\Omega	19		19		19		ns
		$1.8 V (2.4 V^{No})$ $1.6 V \le V_b \le 2$ $C_b = 30 \text{ pF, R}$		19		19		19		ns
Delay time from SCKp↓ to	tkso1	$\begin{array}{l} 4.0 \ V \leq V_{DD} \leq \\ C_b = 30 \ pF, \ R \end{array}$	5.5 V, 2.7 V $\leq$ V <sub>b</sub> $\leq$ 4.0 V, <sub>b</sub> = 1.4 kΩ		100		100		100	ns
SOp output <sup>Note 3</sup>		$2.7 \text{ V} \le \text{V}_{\text{DD}} < C_{\text{b}} = 30 \text{ pF}, \text{ R}$	4.0 V, 2.3 V $\leq$ Vb $\leq$ 2.7 V, lb = 2.7 k\Omega		195		195		195	ns
		$1.8 V (2.4 V^{Nc})$ $1.6 V \le V_b \le 2$ $C_b = 30 \text{ pF, R}$			483		483		483	ns

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)




- Notes 1. Transfer rate in SNOOZE mode: MAX. 1 Mbps
  - 2. Condition in HS (high-speed main) mode
  - 3. Use it with  $V_{DD} \ge V_b$ .
  - **4.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 5. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - **6.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp<sup>↑</sup>" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Caution Select the TTL input buffer for the SIp pin and SCKp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

CSI mode connection diagram (during communication at different potential)






### Simplified I<sup>2</sup>C mode connection diagram (during communication at different potential)



### Simplified I<sup>2</sup>C mode serial transfer timing (during communication at different potential)



- **Remarks 1.** R<sub>b</sub>[Ω]: Communication line (SDAr, SCLr) pull-up resistance, C<sub>b</sub>[F]: Communication line (SDAr, SCLr) load capacitance, V<sub>b</sub>[V]: Communication line voltage
  - **2.** r: IIC number (r = 00, 10), g: PIM, POM number (g = 0, 1)
  - fMCK: Serial array unit operation clock frequency
    (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).
    m: Unit number, n: Channel number (mn = 00, 02)



### (2) I<sup>2</sup>C fast mode

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$ 

Parameter	Symbol	Conditions			HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode	
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fscL	Fast mode: fclk	$\begin{array}{l} 2.7 \ V \leq V_{\text{DD}} \leq \\ 5.5 \ V \end{array}$	0	400	0	400	0	400	kHz
		≥ 3.5 MHz	$1.8 V (2.4 V^{Note 3})$ $\leq V_{DD} \leq 5.5 V$	0	400	0	400	0	400	kHz
Setup time of	tsu:sta	$2.7~V \leq V_{\text{DD}}$	≤5.5 V	0.6		0.6		0.6		μs
restart condition		$1.8 \text{ V} (2.4 \text{ V}^{\text{Note 3}}) \le V_{\text{DD}} \le 5.5 \text{ V}$		0.6		0.6		0.6		μs
Hold time <sup>Note 1</sup>	thd:sta	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$		0.6		0.6		0.6		μs
		1.8 V (2.4 V	$1.8~V~(2.4~V^{\text{Note 3}}) \leq V_{\text{DD}} \leq 5.5~V$			0.6		0.6		μs
Hold time when	Hold time when t⊥ow 2		$2.7~V \leq V_{\text{DD}} \leq 5.5~V$			1.3		1.3		μs
SCLA0 ="L"		1.8 V (2.4 V	(Note <sup>3</sup> ) $\leq$ V <sub>DD</sub> $\leq$ 5.5 V	1.3		1.3		1.3		μs
Hold time when	<b>t</b> нigh	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$		0.6		0.6		0.6		μs
SCLA0 ="H"		$1.8 \text{ V} (2.4 \text{ V}^{\text{Note 3}}) \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$		0.6		0.6		0.6		μs
Data setup time	tsu:dat	$2.7~V \leq V_{\text{DD}}$	≤5.5 V	100		100		100		ns
(reception)		1.8 V (2.4 V	Note <sup>3</sup> ) $\leq$ V <sub>DD</sub> $\leq$ 5.5 V	100		100		100		ns
Data hold time	thd:dat	$2.7~V \leq V_{\text{DD}}$	≤ 5.5 V	0	0.9	0	0.9	0	0.9	μs
(transmission)Note 2		1.8 V (2.4 V	(Note <sup>3</sup> ) $\leq$ V <sub>DD</sub> $\leq$ 5.5 V	0	0.9	0	0.9	0	0.9	μs
Setup time of stop	tsu:sto	$2.7~V \leq V_{\text{DD}}$	≤ 5.5 V	0.6		0.6		0.6		μs
condition		1.8 V (2.4 V	Note <sup>3</sup> ) $\leq$ V <sub>DD</sub> $\leq$ 5.5 V	0.6		0.6		0.6		μs
Bus-free time	<b>t</b> BUF	$2.7~V \leq V_{\text{DD}}$	≤5.5 V	1.3		1.3		1.3		μs
		1.8 V (2.4 V	(Note <sup>3</sup> ) $\leq$ V <sub>DD</sub> $\leq$ 5.5 V	1.3		1.3		1.3		μs

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.

2. The maximum value (MAX.) of the:DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

- **3.** Condition in HS (high-speed main) mode
- Caution The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.
- **Remark** The maximum value of  $C_b$  (communication line capacitance) and the value of  $R_b$  (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode:  $C_b$  = 320 pF,  $R_b$  = 1.1 k $\Omega$ 



# (3) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pins: ANI0, ANI16 to ANI25

### $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V}, \text{Reference voltage (+)} = \text{V}_{BGR}^{Note 3},$ Reference voltage (-) = AV<sub>REFM</sub><sup>Note 4</sup> = 0 V, HS (high-speed main) mode)

Parameter	Symbol	Cond	Conditions			MAX.	Unit
Resolution	RES				8		bit
Conversion time	<b>t</b> CONV	8-bit resolution	$2.4~V \leq V_{\text{DD}} \leq 5.5~V$	17		39	μs
Zero-scale error <sup>Notes 1, 2</sup>	Ezs	8-bit resolution	$2.4~V \leq V_{\text{DD}} \leq 5.5~V$			±0.60	%FSR
Integral linearity error <sup>Note 1</sup>	ILE	8-bit resolution	$2.4~V \leq V_{\text{DD}} \leq 5.5~V$			±2.0	LSB
Differential linearity error Note 1	DLE	8-bit resolution	$2.4~V \leq V_{\text{DD}} \leq 5.5~V$			±1.0	LSB
Analog input voltage	VAIN			0		VBGR <sup>Note 3</sup>	V

#### Notes 1. Excludes quantization error ( $\pm 1/2$ LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

#### 3. See 2.6.2 Temperature sensor/internal reference voltage characteristics.

### 2.6.2 Temperature sensor /internal reference voltage characteristics

#### (TA = -40 to +85°C, 2.4 V $\leq$ VDD $\leq$ 5.5 V, Vss = 0 V, HS (high-speed main) mode)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	VTMPS25	ADS register = 80H, T <sub>A</sub> = +25°C		1.05		V
Internal reference output voltage	VBGR	ADS register = 81H	1.38	1.45	1.5	V
Temperature coefficient	FVTMPS	Temperature sensor that depends on the temperature		-3.6		mV/°C
Operation stabilization wait time	tamp				5	μs




# <R> 2.8 RAM Data Retention Characteristics

#### (T<sub>A</sub> = -40 to +85°C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR		1.46 <sup>Note</sup>		5.5	V

<R> Note This depends on the POR detection voltage. For a falling voltage, data in RAM are retained until the voltage reaches the level that triggers a POR reset but not once it reaches the level at which a POR reset is generated.

#### <R> Caution Data in RAM are not retained if the CPU operates outside the specified operating voltage range. Therefore, place the CPU in STOP mode before the operating voltage drops below the specified range.



#### 2.9 Flash Memory Programming Characteristics

(	′T₄ = -	-40 to	+85°C.	1.8 \	1 < 1	VDD	< 5.5	V.	Vss = 0	V)
1	- ^ !	40.00			_		- 0.0	•,	• • • • •	•,

•		-				
Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
System clock frequency	fclĸ	$1.8~V \leq V_{\text{DD}} \leq 5.5~V$	1		24	MHz
Number of code flash rewrites <sup>Notes 1, 2, 3</sup>	Cerwr	Retained for 20 years T <sub>A</sub> = 85°C	1,000			Times
Number of data flash rewrites <sup>Notes 1, 2, 3</sup>		Retained for 1 year T <sub>A</sub> = 25°C		1,000,000		
		Retained for 5 years T <sub>A</sub> = 85°C	100,000			
		Retained for 20 years $T_A = 85^{\circ}C$	10,000			

**Notes 1.** 1 erase + 1 write after the erase is regarded as 1 rewrite. The retaining years are until next rewrite after the rewrite.

- 2. When using flash memory programmer and Renesas Electronics self programming library
- 3. This characteristic indicates the flash memory characteristic and based on Renesas Electronics reliability test.

**Remark** When updating data multiple times, use the flash memory as one for updating data.

#### 2.10 Dedicated Flash Memory Programmer Communication (UART)

#### $(T_A = -40 \text{ to } +85^{\circ}C, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		During serial programming	115,200		1,000,000	bps



# 3. ELECTRICAL SPECIFICATIONS (G: INDUSTRIAL APPLICATIONS $T_A = -40$ to +105°C)

This chapter describes the following electrical specifications. Target products G: Industrial applications  $T_A = -40$  to  $+105^{\circ}C$ 

R5F10WLAGFB, R5F10WLCGFB, R5F10WLDGFB, R5F10WLEGFB, R5F10WLFGFB, R5F10WLGGFB R5F10WMAGFB, R5F10WMCGFB, R5F10WMDGFB, R5F10WMEGFB, R5F10WMFGFB, R5F10WMGGFB

- Cautions 1. The RL78/L13 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
  - 2. The pins mounted depend on the product. See 2.1 Port Function to 2.2.1 With functions for each product in the RL78/L13 User's Manual.
  - Consult Renesas salesperson and distributor for derating when the product is used at T<sub>A</sub> = +85°C to +105°C. Note that derating means "systematically lowering the load from the rated value to improve reliability".
- Remark When RL78/L13 is used in the range of  $T_A = -40$  to +85°C, see CHAPTER 2 ELECTRICAL SPECIFICATIONS ( $T_A = -40$  to +85°C).



# 3.1 Absolute Maximum Ratings

Absolute	Maximum	Ratings	(1/3	)

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	VDD		–0.5 to +6.5	V
REGC pin input voltage	VIREGC	REGC	-0.3 to +2.8 and -0.3 to $V_{\rm DD}$ +0.3 $^{Note1}$	V
Input voltage	VI1	P00 to P07, P10 to P17, P20 to P27, P30 to P35, P40 to P47, P50 to P57, P60, P61, P70 to P77, P121 to P127, P130, P137	-0.3 to V <sub>DD</sub> +0.3 <sup>Note 2</sup>	V
	V <sub>12</sub>	P60 and P61 (N-ch open-drain)	-0.3 to +6.5	V
	Vı3	EXCLK, EXCLKS, RESET	-0.3 to V <sub>DD</sub> +0.3 <sup>Note 2</sup>	V
Output voltage	V <sub>01</sub>	P00 to P07, P10 to P17, P20 to P27, P30 to P35, P40 to P47, P50 to P57, P60, P61, P70 to P77, P121 to P127, P130, P137	-0.3 to V <sub>DD</sub> +0.3 <sup>Note 2</sup>	V
Analog input voltage	Vaii	ANI0, ANI1, ANI16 to ANI26	$-0.3$ to $V_{\text{DD}}$ +0.3 and $-0.3$ to $AV_{\text{REF}(*)}$ +0.3 $^{\text{Notes 2, 3}}$	V

- **Notes 1.** Connect the REGC pin to Vss via a capacitor (0.47 to 1  $\mu$ F). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.
  - 2. Must be 6.5 V or lower.
  - **3.** Do not exceed  $AV_{REF(+)}$  + 0.3 V in case of A/D conversion target pin.
- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- **Remarks 1.** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
  - **2.**  $AV_{REF(+)}$ : + side reference voltage of the A/D converter.
  - 3. Vss: Reference voltage




Parameter	Symbol		Conditions	Ratings	Unit
LCD voltage	V <sub>L1</sub>	V <sub>L1</sub> voltage <sup>Note 1</sup>	/∟1 voltage <sup>Note 1</sup>		V
	VL2	VL2 voltage <sup>Note 1</sup>		–0.3 to VL4 +0.3 $^{\rm Note\ 2}$	V
	VL3	VL3 voltage <sup>Note 1</sup>		–0.3 to $V_{\text{L4}}$ +0.3 $^{\text{Note 2}}$	V
	VL4	VL4 voltage <sup>Note 1</sup>		–0.3 to +6.5	V
	VLCAP	CAPL, CAPH volt	age <sup>Note 1</sup>	–0.3 to $V_{\text{L4}}$ +0.3 $^{\text{Note 2}}$	V
	Vout	COM0 to COM7	External resistance division method	–0.3 to $V_{\text{DD}}$ +0.3 $^{\text{Note 2}}$	V
		SEG0 to SEG50	Capacitor split method	–0.3 to $V_{\text{DD}}$ +0.3 $^{\text{Note 2}}$	V
		output voltage	Internal voltage boosting method	–0.3 to $V_{L4}$ +0.3 $^{\text{Note 2}}$	V

#### Absolute Maximum Ratings (2/3)


- **Notes 1.** This value only indicates the absolute maximum ratings when applying voltage to the V<sub>L1</sub>, V<sub>L2</sub>, V<sub>L3</sub>, and V<sub>L4</sub> pins; it does not mean that applying voltage to these pins is recommended. When using the internal voltage boosting method or capacitance split method, connect these pins to V<sub>SS</sub> via a capacitor (0.47  $\mu$ F ± 30%) and connect a capacitor (0.47  $\mu$ F ± 30%) between the CAPL and CAPH pins.
  - 2. Must be 6.5 V or lower.
- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.


Remark Vss: Reference voltage





CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)





- **Remarks 1.**  $R_b[\Omega]$ : Communication line (SOp) pull-up resistance,  $C_b[F]$ : Communication line (SOp) load capacitance,  $V_b[V]$ : Communication line voltage
  - p: CSI number (p = 00, 10), m: Unit number, n: Channel number (mn = 00, 02), g: PIM and POM number (g = 0, 1)
  - fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn) m: Unit number, n: Channel number (mn = 00, 02))



(8)	Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I <sup>2</sup> C mode) (1/2)
-----	---


(T <sub>A</sub> = -40 to +105°C,	$2.4 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5$	V. Vss = $0$ V)
(1A - 10.0010000)		•,••• • • •

Parameter	Symbol	Conditions	HS (high-spe	ed main) Mode	Unit	
			MIN. MAX.			
SCLr clock frequency	fsc∟	$\begin{array}{l} 4.0 \; V \leq V_{DD} \leq 5.5 \; V, \; 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$		400 <sup>Note 1</sup>	kHz	
		$\label{eq:VDD} \begin{split} & 2.7 \; V \leq V_{\text{DD}} < 4.0 \; V,  2.3 \; V \leq V_{b} \leq 2.7 \; V, \\ & C_{b} = 50 \; pF, \; R_{b} = 2.7 \; k\Omega \end{split}$		400 <sup>Note 1</sup>	kHz	
				100 <sup>Note 1</sup>	kHz	
		$\label{eq:VDD} \begin{split} 2.7 \; V \leq V_{DD} < 4.0 \; V, \; 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{split}$		100 <sup>Note 1</sup>	kHz	
		$\label{eq:VDD} \begin{split} 2.4 \ V \leq V_{DD} < 3.3 \ V, \ 1.6 \ V \leq V_b \leq 2.0 \ V, \\ C_b = 100 \ pF, \ R_b = 5.5 \ k\Omega \end{split}$		100 <sup>Note 1</sup>	kHz	
Hold time when SCLr = "L"	t∟ow	$\begin{array}{l} \label{eq:VDD} 4.0 \; V \leq V_{DD} \leq 5.5 \; V, \; 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	1200		ns	
		$\label{eq:VDD} \begin{split} 2.7 \; V \leq V_{DD} < 4.0 \; V, \; 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{split}$	1200		ns	
			4600		ns	
		$\label{eq:VDD} \begin{split} 2.7 \; V \leq V_{DD} < 4.0 \; V, \; 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{split}$	4600		ns	
		$\begin{array}{l} 2.4 \; V \leq V_{DD} < 3.3 \; V, \; 1.6 \; V \leq V_b \leq 2.0 \; V, \\ C_b = \; 100 \; pF, \; R_b = \; 5.5 \; k\Omega \end{array}$	4650		ns	
Hold time when SCLr = "H"	tніgн	$\begin{array}{l} \label{eq:VDD} 4.0 \; V \leq V_{DD} \leq 5.5 \; V, \; 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	620		ns	
		$\label{eq:VDD} \begin{split} 2.7 \; V &\leq V_{\text{DD}} < 4.0 \; V,  2.3 \; V \leq V_{\text{b}} < 2.7 \; V, \\ C_{\text{b}} &= 50 \; \text{pF}, \; R_{\text{b}} = 2.7 \; \text{k}\Omega \end{split}$	500		ns	
			2700		ns	
		$\begin{array}{l} 2.7 \; V \leq V_{DD} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	2400		ns	
		$\begin{array}{l} 2.4 \; V \leq V_{DD} < 3.3 \; V,  1.6 \; V \leq V_b \leq 2.0 \; V, \\ C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{array}$	1830		ns	


(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)



#### Simplified I<sup>2</sup>C mode connection diagram (during communication at different potential)




### Simplified I<sup>2</sup>C mode serial transfer timing (during communication at different potential)



- **Remarks 1.** R<sub>b</sub>[Ω]: Communication line (SDAr, SCLr) pull-up resistance, C<sub>b</sub>[F]: Communication line (SDAr, SCLr) load capacitance, V<sub>b</sub>[V]: Communication line voltage
  - **2.** r: IIC number (r = 00, 10), g: PIM, POM number (g = 0, 1)
  - fMCK: Serial array unit operation clock frequency
    (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 02)







R5F10WLAAFB, R5F10WLCAFB, R5F10WLDAFB, R5F10WLEAFB, R5F10WLFAFB, R5F10WLGAFB, R5F10WLAGFB, R5F10WLCGFB, R5F10

