



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LCD, LVD, POR, PWM, WDT
Number of I/O	58
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (14x14)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10wmaafa-v0">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10wmaafa-v0</a>


## 1.2 List of Part Numbers

Figure 1-1. Part Number, Memory Size, and Package of RL78/L13



## &lt;R&gt; 1.3.2 80-pin products

- 80-pin plastic LQFP (14 × 14 mm, 0.65 mm pitch)
- 80-pin plastic LFQFP (12 × 12 mm, 0.5 mm pitch)



**Caution** Connect the REGC pin to Vss via a capacitor (0.47 to 1  $\mu$ F).

**Remarks 1.** For pin identification, see 1.4 Pin Identification.

**2.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). See **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/L13 User's Manual.

## 2. ELECTRICAL SPECIFICATIONS ( $T_A = -40$ to $+85^\circ\text{C}$ )

Target products A: Consumer applications;  $T_A = -40$  to  $+85^\circ\text{C}$

R5F10WLAAFA, R5F10WLCAFA, R5F10WLDAFA,  
R5F10WLEAFA, R5F10WLFAFA, R5F10WLGAFB,  
R5F10WLAafb, R5F10WLCAfb, R5F10WLDAfb,  
R5F10WLEafb, R5F10WLFAfb, R5F10WLGafb,  
R5F10WMAAFA, R5F10WMCAFA, R5F10WMDAFA,  
R5F10WMEAFA, R5F10WMFAFA, R5F10WMGAFA,  
R5F10WMAafb, R5F10WMCAfb, R5F10WMDafb,  
R5F10WMEAfb, R5F10WMFAfb, R5F10WMGAfb

G: Industrial applications; when using  $T_A = -40$  to  $+105^\circ\text{C}$  specification products at  $T_A = -40$  to  $+85^\circ\text{C}$

R5F10WLAGFB, R5F10WLCGFB, R5F10WLDGFB,  
R5F10WLEGFB, R5F10WLFGFB, R5F10WLGGFB  
R5F10WMAGFB, R5F10WMCGB, R5F10WMDGFB,  
R5F10WMEGFB, R5F10WMFGFB, R5F10WMGGFB

- Cautions**
1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
  2. The pins mounted depend on the product. See 2.1 Port Function to 2.2.1 With functions for each product in the RL78/L13 User's Manual.

## 2.3 DC Characteristics

## 2.3.1 Pin characteristics

(T<sub>A</sub> = –40 to +85°C, 1.6 V ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Output current, high <sup>Note 1</sup>	I <sub>OH1</sub>	Per pin for P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P70 to P77, P125 to P127, P130	1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V		–10.0 <sup>Note 2</sup>	mA
		Total of P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P70 to P77, P125 to P127, P130 (When duty = 70% <sup>Note 3</sup> )	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V		–90.0	mA
			2.7 V ≤ V <sub>DD</sub> < 4.0 V		–15.0	mA
			1.8 V ≤ V <sub>DD</sub> < 2.7 V		–7.0	mA
			1.6 V ≤ V <sub>DD</sub> < 1.8 V		–3.0	mA
	I <sub>OH2</sub>	Per pin for P20 and P21	1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V		–0.1 <sup>Note 2</sup>	mA
		Total of all pins (When duty = 70% <sup>Note 3</sup> )	1.6 V ≤ V <sub>DD</sub> ≤ 5.5 V		–0.2	mA

**Notes** 1. Value of the current at which the device operation is guaranteed even if the current flows from the V<sub>DD</sub> pin to an output pin

2. Do not exceed the total current value.

3. Output current value under conditions where the duty factor ≤ 70%.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = (I<sub>OH</sub> × 0.7)/(n × 0.01)

<Example> Where n = 80% and I<sub>OH</sub> = –90.0 mA

$$\text{Total output current of pins} = (-90.0 \times 0.7) / (80 \times 0.01) \cong -78.75 \text{ mA}$$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

**Caution** P00, P04 to P07, P16, P17, P35, P42 to P44, P46, P47, P53 to P56, and P130 do not output high level in N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

## 2.3.2 Supply current characteristics

(T<sub>A</sub> = -40 to +85°C, 1.6 V ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = 0 V)

(1/2)

Parameter	Symbol	Conditions				MIN.	TYP.	MAX.	Unit
Supply current <sup>Note 1</sup>	I <sub>DD1</sub>	Operating mode	HS (high-speed main) mode <sup>Note 5</sup>	f <sub>HOCO</sub> = 48 MHz <sup>Note 3</sup> , f <sub>IH</sub> = 24 MHz <sup>Note 3</sup>	Basic operation	V <sub>DD</sub> = 5.0 V	2.0		mA
						V <sub>DD</sub> = 3.0 V	2.0		mA
					Normal operation	V <sub>DD</sub> = 5.0 V	3.8	6.5	mA
						V <sub>DD</sub> = 3.0 V	3.8	6.5	mA
				f <sub>HOCO</sub> = 24 MHz <sup>Note 3</sup> , f <sub>IH</sub> = 24 MHz <sup>Note 3</sup>	Basic operation	V <sub>DD</sub> = 5.0 V	1.7		mA
						V <sub>DD</sub> = 3.0 V	1.7		mA
					Normal operation	V <sub>DD</sub> = 5.0 V	3.6	6.1	mA
						V <sub>DD</sub> = 3.0 V	3.6	6.1	mA
				f <sub>HOCO</sub> = 16 MHz <sup>Note 3</sup> , f <sub>IH</sub> = 16 MHz <sup>Note 3</sup>	Normal operation	V <sub>DD</sub> = 5.0 V	2.7	4.7	mA
						V <sub>DD</sub> = 3.0 V	2.7	4.7	mA
			LS (low-speed main) mode <sup>Note 5</sup>	f <sub>HOCO</sub> = 8 MHz <sup>Note 3</sup> , f <sub>IH</sub> = 8 MHz <sup>Note 3</sup>	Normal operation	V <sub>DD</sub> = 3.0 V	1.2	2.1	mA
						V <sub>DD</sub> = 2.0 V	1.2	2.1	mA
			LV (low-voltage main) mode <sup>Note 5</sup>	f <sub>HOCO</sub> = 4 MHz <sup>Note 3</sup> , f <sub>IH</sub> = 4 MHz <sup>Note 3</sup>	Normal operation	V <sub>DD</sub> = 3.0 V	1.2	1.8	mA
						V <sub>DD</sub> = 2.0 V	1.2	1.8	mA
			HS (high-speed main) mode <sup>Note 5</sup>	f <sub>MX</sub> = 20 MHz <sup>Note 2</sup> , V <sub>DD</sub> = 5.0 V	Normal operation	Square wave input	3.0	5.1	mA
						Resonator connection	3.2	5.2	mA
				f <sub>MX</sub> = 20 MHz <sup>Note 2</sup> , V <sub>DD</sub> = 3.0 V	Normal operation	Square wave input	2.9	5.1	mA
						Resonator connection	3.2	5.2	mA
				f <sub>MX</sub> = 16 MHz <sup>Note 2</sup> , V <sub>DD</sub> = 5.0 V	Normal operation	Square wave input	2.5	4.4	mA
						Resonator connection	2.7	4.5	mA
				f <sub>MX</sub> = 16 MHz <sup>Note 2</sup> , V <sub>DD</sub> = 3.0 V	Normal operation	Square wave input	2.5	4.4	mA
						Resonator connection	2.7	4.5	mA
				f <sub>MX</sub> = 10 MHz <sup>Note 2</sup> , V <sub>DD</sub> = 5.0 V	Normal operation	Square wave input	1.9	3.0	mA
						Resonator connection	1.9	3.0	mA
				f <sub>MX</sub> = 10 MHz <sup>Note 2</sup> , V <sub>DD</sub> = 3.0 V	Normal operation	Square wave input	1.9	3.0	mA
						Resonator connection	1.9	3.0	mA
			LS (low-speed main) mode <sup>Note 5</sup>	f <sub>MX</sub> = 8 MHz <sup>Note 2</sup> , V <sub>DD</sub> = 3.0 V	Normal operation	Square wave input	1.1	2.0	mA
						Resonator connection	1.1	2.0	mA
				f <sub>MX</sub> = 8 MHz <sup>Note 2</sup> , V <sub>DD</sub> = 2.0 V	Normal operation	Square wave input	1.1	2.0	mA
						Resonator connection	1.1	2.0	mA
			Subsystem clock operation	f <sub>SUB</sub> = 32.768 kHz <sup>Note 4</sup> , T <sub>A</sub> = -40°C	Normal operation	Square wave input	4.0	5.4	μA
						Resonator connection	4.3	5.4	μA
				f <sub>SUB</sub> = 32.768 kHz <sup>Note 4</sup> , T <sub>A</sub> = +25°C	Normal operation	Square wave input	4.0	5.4	μA
						Resonator connection	4.3	5.4	μA
				f <sub>SUB</sub> = 32.768 kHz <sup>Note 4</sup> , T <sub>A</sub> = +50°C	Normal operation	Square wave input	4.1	7.1	μA
						Resonator connection	4.4	7.1	μA
				f <sub>SUB</sub> = 32.768 kHz <sup>Note 4</sup> , T <sub>A</sub> = +70°C	Normal operation	Square wave input	4.3	8.7	μA
						Resonator connection	4.7	8.7	μA
				f <sub>SUB</sub> = 32.768 kHz <sup>Note 4</sup> , T <sub>A</sub> = +85°C	Normal operation	Square wave input	4.7	12.0	μA
						Resonator connection	5.2	12.0	μA

(Notes and Remarks are listed on the next page.)

(T<sub>A</sub> = -40 to +85°C, 1.6 V ≤ V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = 0 V)

(2/2)


Parameter	Symbol	Conditions				MIN.	TYP.	MAX.	Unit	
Supply current <sup>Note 1</sup>	I <sub>DD2</sub> <sup>Note 2</sup>	HALT mode	HS (high-speed main) mode <sup>Note 7</sup>	f <sub>HOCO</sub> = 48 MHz <sup>Note 4</sup> , f <sub>IH</sub> = 24 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V		0.71	1.95	mA	
					V <sub>DD</sub> = 3.0 V		0.71	1.95		
				f <sub>HOCO</sub> = 24 MHz <sup>Note 4</sup> , f <sub>IH</sub> = 24 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V		0.49	1.64	mA	
					V <sub>DD</sub> = 3.0 V		0.49	1.64		
				f <sub>HOCO</sub> = 16 MHz <sup>Note 4</sup> , f <sub>IH</sub> = 16 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V		0.43	1.11	mA	
					V <sub>DD</sub> = 3.0 V		0.43	1.11		
			LS (low-speed main) mode <sup>Note 7</sup>	f <sub>HOCO</sub> = 8 MHz <sup>Note 4</sup> , f <sub>IH</sub> = 8 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		280	770	μA	
					V <sub>DD</sub> = 2.0 V		280	770		
			LV (low-voltage main) mode <sup>Note 7</sup>	f <sub>HOCO</sub> = 4 MHz <sup>Note 4</sup> , f <sub>IH</sub> = 4 MHz <sup>Note 4</sup>	V <sub>DD</sub> = 3.0 V		430	700	μA	
					V <sub>DD</sub> = 2.0 V		430	700		
			HS (high-speed main) mode <sup>Note 7</sup>	f <sub>MX</sub> = 20 MHz <sup>Note 3</sup> , V <sub>DD</sub> = 5.0 V	Square wave input		0.31	1.42	mA	
					Resonator connection		0.48	1.42		
				f <sub>MX</sub> = 20 MHz <sup>Note 3</sup> , V <sub>DD</sub> = 3.0 V	Square wave input		0.29	1.42	mA	
					Resonator connection		0.48	1.42		
				f <sub>MX</sub> = 16 MHz <sup>Note 3</sup> , V <sub>DD</sub> = 5.0 V	Square wave input		0.26	0.86	mA	
					Resonator connection		0.45	1.15		
				f <sub>MX</sub> = 16 MHz <sup>Note 3</sup> , V <sub>DD</sub> = 3.0 V	Square wave input		0.25	0.86	mA	
					Resonator connection		0.44	1.15		
		f <sub>MX</sub> = 10 MHz <sup>Note 3</sup> , V <sub>DD</sub> = 5.0 V		Square wave input		0.20	0.63	mA		
				Resonator connection		0.28	0.71			
		f <sub>MX</sub> = 10 MHz <sup>Note 3</sup> , V <sub>DD</sub> = 3.0 V		Square wave input		0.19	0.63	mA		
				Resonator connection		0.28	0.71			
		LS (low-speed main) mode <sup>Note 7</sup>	f <sub>MX</sub> = 8 MHz <sup>Note 3</sup> , V <sub>DD</sub> = 3.0 V	Square wave input		100	560	μA		
				Resonator connection		160	560			
			f <sub>MX</sub> = 8 MHz <sup>Note 3</sup> , V <sub>DD</sub> = 2.0 V	Square wave input		100	560	μA		
				Resonator connection		160	560			
		Subsystem clock operation	f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup> , T <sub>A</sub> = −40°C	Square wave input		0.34	0.62	μA		
				Resonator connection		0.51	0.80			
			f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup> , T <sub>A</sub> = +25°C	Square wave input		0.38	0.62	μA		
				Resonator connection		0.57	0.80			
			f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup> , T <sub>A</sub> = +50°C	Square wave input		0.46	2.30	μA		
				Resonator connection		0.67	2.49			
			f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup> , T <sub>A</sub> = +70°C	Square wave input		0.65	4.03	μA		
				Resonator connection		0.91	4.22			
		f <sub>SUB</sub> = 32.768 kHz <sup>Note 5</sup> , T <sub>A</sub> = +85°C	Square wave input		1.00	8.04	μA			
			Resonator connection		1.31	8.23				
	I <sub>DD3</sub> <sup>Note 6</sup>	STOP mode <sup>Note 8</sup>	T <sub>A</sub> = −40°C					0.18	0.52	μA
			T <sub>A</sub> = +25°C					0.24	0.52	
			T <sub>A</sub> = +50°C					0.33	2.21	
			T <sub>A</sub> = +70°C					0.53	3.94	
			T <sub>A</sub> = +85°C					0.93	7.95	

(Notes and Remarks are listed on the next page.)

- Notes**
1. Total current flowing into  $V_{DD}$ , including the input leakage current flowing when the level of the input pin is fixed to  $V_{DD}$  or  $V_{SS}$ . The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the LCD controller/driver, A/D converter, LVD circuit, comparator, I/O port, on-chip pull-up/pull-down resistors, and the current flowing during data flash rewrite.
  2. During HALT instruction execution by flash memory.
  3. When high-speed on-chip oscillator and subsystem clock are stopped.
  4. When high-speed system clock and subsystem clock are stopped.
  5. When high-speed on-chip oscillator and high-speed system clock are stopped.  
When  $RTCLPC = 1$  and setting ultra-low current consumption ( $AMPHS1 = 1$ ). The current flowing into the real-time clock 2 is included. However, not including the current flowing into the clock output/buzzer output, 12-bit interval timer, and watchdog timer.
  6. Not including the current flowing into the real-time clock 2, clock output/buzzer output, 12-bit interval timer, and watchdog timer.
  7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.  
HS (high-speed main) mode:  $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ @1 MHz to 24 MHz  
 $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ @1 MHz to 16 MHz  
LS (low-speed main) mode:  $1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ @1 MHz to 8 MHz  
LV (low-voltage main) mode:  $1.6\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ @1 MHz to 4 MHz
  8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.

- Remarks 1.**  $f_{MX}$ : High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
2.  $f_{HOCO}$ : High-speed on-chip oscillator clock frequency (48 MHz max.)
3.  $f_{IH}$ : High-speed on-chip oscillator clock frequency (24 MHz max.)
4.  $f_{SUB}$ : Subsystem clock frequency (XT1 clock oscillation frequency)
5. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is  $T_A = 25^{\circ}\text{C}$



**UART mode bit width (during communication at different potential) (reference)**

- Remarks 1.**  $R_b[\Omega]$ : Communication line (TxDq) pull-up resistance,  $C_b[F]$ : Communication line (TxDq) load capacitance,  $V_b[V]$ : Communication line voltage
- 2.**  $q$ : UART number ( $q = 0$  to  $3$ ),  $g$ : PIM and POM number ( $g = 0, 1, 3$ )
- 3.**  $f_{MCK}$ : Serial array unit operation clock frequency  
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).  
 $m$ : Unit number,  $n$ : Channel number ( $mn = 00$  to  $03, 10$  to  $13$ ))

## 2.6 Analog Characteristics

### 2.6.1 A/D converter characteristics

#### Classification of A/D converter characteristics

Reference Voltage Input channel	Reference voltage (+) = $AV_{REFP}$ Reference voltage (–) = $AV_{REFM}$	Reference voltage (+) = $V_{DD}$ Reference voltage (–) = $V_{SS}$	Reference voltage (+) = $V_{BGR}$ Reference voltage (–) = $AV_{REFM}$
ANI0, ANI1	–	See 2.6.1 (2).	See 2.6.1 (3).
ANI16 to ANI25	See 2.6.1 (1).		
Internal reference voltage Temperature sensor output voltage	See 2.6.1 (1).		–

(1) When reference voltage (+) =  $AV_{REFP}/ANI0$  ( $ADREFP1 = 0$ ,  $ADREFP0 = 1$ ), reference voltage (–) =  $AV_{REFM}/ANI1$  ( $ADREFM = 1$ ), target pins: ANI16 to ANI25, internal reference voltage, and temperature sensor output voltage

( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.6\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ , Reference voltage (+) =  $AV_{REFP}$ , Reference voltage (–) =  $AV_{REFM} = 0\text{ V}$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	RES		8		10	bit
Overall error <sup>Note 1</sup>	AINL	10-bit resolution $AV_{REFP} = V_{DD}$ <sup>Note 3</sup>	$1.8\text{ V} \leq AV_{REFP} \leq 5.5\text{ V}$	1.2	$\pm 5.0$	LSB
			$1.6\text{ V} \leq AV_{REFP} \leq 5.5\text{ V}$ <sup>Note 4</sup>	1.2	$\pm 8.5$	LSB
Conversion time	$t_{CONV}$	10-bit resolution Target pin: ANI16 to ANI25	$3.6\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	2.125	39	$\mu\text{s}$
			$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	3.1875	39	$\mu\text{s}$
			$1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	17	39	$\mu\text{s}$
			$1.6\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	57	95	$\mu\text{s}$
		10-bit resolution Target pin: Internal reference voltage, and temperature sensor output voltage (HS (high-speed main) mode)	$3.6\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	2.375	39	$\mu\text{s}$
			$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	3.5625	39	$\mu\text{s}$
			$2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	17	39	$\mu\text{s}$
Zero-scale error <sup>Notes 1, 2</sup>	$E_{ZS}$	10-bit resolution $AV_{REFP} = V_{DD}$ <sup>Note 3</sup>	$1.8\text{ V} \leq AV_{REFP} \leq 5.5\text{ V}$		$\pm 0.35$	%FSR
			$1.6\text{ V} \leq AV_{REFP} \leq 5.5\text{ V}$ <sup>Note 4</sup>		$\pm 0.60$	%FSR
Full-scale error <sup>Notes 1, 2</sup>	$E_{FS}$	10-bit resolution $AV_{REFP} = V_{DD}$ <sup>Note 3</sup>	$1.8\text{ V} \leq AV_{REFP} \leq 5.5\text{ V}$		$\pm 0.35$	%FSR
			$1.6\text{ V} \leq AV_{REFP} \leq 5.5\text{ V}$ <sup>Note 4</sup>		$\pm 0.60$	%FSR
Integral linearity error <sup>Note 1</sup>	ILE	10-bit resolution $AV_{REFP} = V_{DD}$ <sup>Note 3</sup>	$1.8\text{ V} \leq AV_{REFP} \leq 5.5\text{ V}$		$\pm 3.5$	LSB
			$1.6\text{ V} \leq AV_{REFP} \leq 5.5\text{ V}$ <sup>Note 4</sup>		$\pm 6.0$	LSB
Differential linearity error <sup>Note 1</sup>	DLE	10-bit resolution $AV_{REFP} = V_{DD}$ <sup>Note 3</sup>	$1.8\text{ V} \leq AV_{REFP} \leq 5.5\text{ V}$		$\pm 2.0$	LSB
			$1.6\text{ V} \leq AV_{REFP} \leq 5.5\text{ V}$ <sup>Note 4</sup>		$\pm 2.5$	LSB
Analog input voltage	$V_{AIN}$	ANI16 to ANI25	0		$AV_{REFP}$	V
		Internal reference voltage ( $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , HS (high-speed main) mode))			$V_{BGR}$ <sup>Note 5</sup>	V
		Temperature sensor output voltage ( $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ , HS (high-speed main) mode))			$V_{TMPS25}$ <sup>Note 5</sup>	V

(Notes are listed on the next page.)


## &lt;R&gt; 2.8 RAM Data Retention Characteristics

 $(T_A = -40$  to  $+85^\circ\text{C})$ 

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	$V_{DDDR}$		1.46 <sup>Note</sup>		5.5	V

<R> **Note** This depends on the POR detection voltage. For a falling voltage, data in RAM are retained until the voltage reaches the level that triggers a POR reset but not once it reaches the level at which a POR reset is generated.

<R> **Caution** Data in RAM are not retained if the CPU operates outside the specified operating voltage range. Therefore, place the CPU in STOP mode before the operating voltage drops below the specified range.



## 2.9 Flash Memory Programming Characteristics

 $(T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
System clock frequency	f <sub>CLK</sub>	1.8 V ≤ V <sub>DD</sub> ≤ 5.5 V	1		24	MHz
Number of code flash rewrites <sup>Notes 1, 2, 3</sup>	C <sub>erwr</sub>	Retained for 20 years T <sub>A</sub> = 85°C	1,000			Times
Number of data flash rewrites <sup>Notes 1, 2, 3</sup>		Retained for 1 year T <sub>A</sub> = 25°C		1,000,000		
		Retained for 5 years T <sub>A</sub> = 85°C	100,000			
		Retained for 20 years T <sub>A</sub> = 85°C	10,000			

**Notes 1.** 1 erase + 1 write after the erase is regarded as 1 rewrite. The retaining years are until next rewrite after the rewrite.

**2.** When using flash memory programmer and Renesas Electronics self programming library

**3.** This characteristic indicates the flash memory characteristic and based on Renesas Electronics reliability test.

**Remark** When updating data multiple times, use the flash memory as one for updating data.

## 2.10 Dedicated Flash Memory Programmer Communication (UART)

 $(T_A = -40$  to  $+85^\circ\text{C}$ ,  $1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		During serial programming	115,200		1,000,000	bps

**Absolute Maximum Ratings (2/3)**

Parameter	Symbol	Conditions	Ratings	Unit
LCD voltage	$V_{L1}$	$V_{L1}$ voltage <sup>Note 1</sup>	$-0.3$ to $+2.8$ and $-0.3$ to $V_{L4} + 0.3$	V
	$V_{L2}$	$V_{L2}$ voltage <sup>Note 1</sup>	$-0.3$ to $V_{L4} + 0.3$ <sup>Note 2</sup>	V
	$V_{L3}$	$V_{L3}$ voltage <sup>Note 1</sup>	$-0.3$ to $V_{L4} + 0.3$ <sup>Note 2</sup>	V
	$V_{L4}$	$V_{L4}$ voltage <sup>Note 1</sup>	$-0.3$ to $+6.5$	V
	$V_{LCAP}$	CAPL, CAPH voltage <sup>Note 1</sup>	$-0.3$ to $V_{L4} + 0.3$ <sup>Note 2</sup>	V
	$V_{OUT}$	COM0 to COM7 SEG0 to SEG50 output voltage	External resistance division method	$-0.3$ to $V_{DD} + 0.3$ <sup>Note 2</sup>
			Capacitor split method	$-0.3$ to $V_{DD} + 0.3$ <sup>Note 2</sup>
			Internal voltage boosting method	$-0.3$ to $V_{L4} + 0.3$ <sup>Note 2</sup>

**Notes 1.** This value only indicates the absolute maximum ratings when applying voltage to the  $V_{L1}$ ,  $V_{L2}$ ,  $V_{L3}$ , and  $V_{L4}$  pins; it does not mean that applying voltage to these pins is recommended. When using the internal voltage boosting method or capacitance split method, connect these pins to  $V_{SS}$  via a capacitor ( $0.47 \mu\text{F} \pm 30\%$ ) and connect a capacitor ( $0.47 \mu\text{F} \pm 30\%$ ) between the CAPL and CAPH pins.

**2.** Must be 6.5 V or lower.

**Caution** Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

**Remark**  $V_{SS}$ : Reference voltage

**(3) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input)****( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )**

Parameter	Symbol	Conditions		HS (high-speed main) Mode		Unit
				MIN.	MAX.	
SCKp cycle time <sup>Note 5</sup>	$t_{KCY2}$	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	$f_{MCK} > 20\text{ MHz}$	$16/f_{MCK}$		ns
			$f_{MCK} \leq 20\text{ MHz}$	$12/f_{MCK}$		ns
		$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	$f_{MCK} > 16\text{ MHz}$	$16/f_{MCK}$		ns
			$f_{MCK} \leq 16\text{ MHz}$	$12/f_{MCK}$		ns
		$2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		$12/f_{MCK}$ and 1000		ns
SCKp high-/low-level width	$t_{KH2}, t_{KL2}$	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		$t_{KCY2}/2-14$		ns
		$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		$t_{KCY2}/2-16$		ns
		$2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		$t_{KCY2}/2-36$		ns
Slp setup time (to SCKp $\uparrow$ ) <sup>Note 1</sup>	$t_{SIK2}$	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		$1/f_{MCK}+40$		ns
		$2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		$1/f_{MCK}+60$		ns
Slp hold time (from SCKp $\uparrow$ ) <sup>Note 2</sup>	$t_{KSI2}$			$1/f_{MCK}+62$		ns
Delay time from SCKp $\downarrow$ to SOp output <sup>Note 3</sup>	$t_{KSO2}$	$C = 30\text{ pF}$ <sup>Note 4</sup>	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		$2/f_{MCK}+66$	ns
			$2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		$2/f_{MCK}+113$	ns

- Notes**
1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp setup time becomes “to SCKp $\downarrow$ ” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes “from SCKp $\downarrow$ ” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes “from SCKp $\uparrow$ ” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  4. C is the load capacitance of the SOp output lines.
  5. Transfer rate in SNOOZE mode: MAX. 1 Mbps

**Caution** Select the normal input buffer for the Slp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

- Remarks**
1. p: CSI number (p = 00, 10), m: Unit number (m = 0), n: Channel number (n = 0, 2),  
g: PIM number (g = 0, 1)
  2.  $f_{MCK}$ : Serial array unit operation clock frequency  
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,  
n: Channel number (mn = 00, 02))

**(5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2)****( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )**


Parameter	Symbol	Conditions	HS (high-speed main) Mode		Unit
			MIN.	MAX.	
Transfer rate		Reception			
		4.0 V $\leq V_{DD} \leq 5.5\text{ V}$ , 2.7 V $\leq V_b \leq 4.0\text{ V}$		$f_{MCK}/12^{\text{Note}}$	bps
		Theoretical value of the maximum transfer rate $f_{CLK} = 24\text{ MHz}$ , $f_{MCK} = f_{CLK}$		2.0	Mbps
		2.7 V $\leq V_{DD} < 4.0\text{ V}$ , 2.3 V $\leq V_b \leq 2.7\text{ V}$		$f_{MCK}/12^{\text{Note}}$	bps
		Theoretical value of the maximum transfer rate $f_{CLK} = 24\text{ MHz}$ , $f_{MCK} = f_{CLK}$		2.0	Mbps
		2.4 V $\leq V_{DD} < 3.3\text{ V}$ , 1.6 V $\leq V_b \leq 2.0\text{ V}$		$f_{MCK}/12^{\text{Note}}$	bps
		Theoretical value of the maximum transfer rate $f_{CLK} = 24\text{ MHz}$ , $f_{MCK} = f_{CLK}$		2.0	Mbps

**Note** Transfer rate in SNOOZE mode is 4800 bps only.


**Caution** Select the TTL input buffer for the RxDq pin and the N-ch open drain output ( $V_{DD}$  tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For  $V_{IH}$  and  $V_{IL}$ , see the DC characteristics with TTL input buffer selected.

- Remarks**
1.  $V_b[V]$ : Communication line voltage
  2. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 3)
  3.  $f_{MCK}$ : Serial array unit operation clock frequency  
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))


**CSI mode serial transfer timing (master mode) (during communication at different potential)**  
**(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)**



**CSI mode serial transfer timing (master mode) (during communication at different potential)**  
**(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)**



**Remark** p: CSI number (p = 00, 10), m: Unit number, n: Channel number (mn = 00, 02),  
 g: PIM and POM number (g = 0, 1)

**CSI mode connection diagram (during communication at different potential)**

**Notes** 1. Transfer rate in SNOOZE mode: MAX. 1 Mbps

2. When  $DAPmn = 0$  and  $CKPmn = 0$ , or  $DAPmn = 1$  and  $CKPmn = 1$ . The SIp setup time becomes "to SCKp↓" when  $DAPmn = 0$  and  $CKPmn = 1$ , or  $DAPmn = 1$  and  $CKPmn = 0$ .
3. When  $DAPmn = 0$  and  $CKPmn = 0$ , or  $DAPmn = 1$  and  $CKPmn = 1$ . The SIp hold time becomes "from SCKp↓" when  $DAPmn = 0$  and  $CKPmn = 1$ , or  $DAPmn = 1$  and  $CKPmn = 0$ .
4. When  $DAPmn = 0$  and  $CKPmn = 0$ , or  $DAPmn = 1$  and  $CKPmn = 1$ . The delay time to SOp output becomes "from SCKp↑" when  $DAPmn = 0$  and  $CKPmn = 1$ , or  $DAPmn = 1$  and  $CKPmn = 0$ .

**Caution** Select the TTL input buffer for the SIp pin and SCKp pin and the N-ch open drain output ( $V_{DD}$  tolerance) mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For  $V_{IH}$  and  $V_{IL}$ , see the DC characteristics with TTL input buffer selected.



## 3.5.2 Serial interface IICA

(TA = -40 to +105°C, 2.4 V ≤ VDD ≤ 5.5 V, VSS = 0 V)


Parameter	Symbol	Conditions	HS (high-speed main) Mode				Unit
			Standard Mode		Fast Mode		
			MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	f <sub>SCL</sub>	Fast mode: f <sub>CLK</sub> ≥ 3.5 MHz	–	–	0	400	kHz
		Normal mode: f <sub>CLK</sub> ≥ 1 MHz	0	100	–	–	kHz
Setup time of restart condition	t <sub>SU:STA</sub>		4.7		0.6		μs
Hold time <sup>Note 1</sup>	t <sub>HD:STA</sub>		4.0		0.6		μs
Hold time when SCLA0 = “L”	t <sub>LOW</sub>		4.7		1.3		μs
Hold time when SCLA0 = “H”	t <sub>HIGH</sub>		4.0		0.6		μs
Data setup time (reception)	t <sub>SU:DAT</sub>		250		100		ns
Data hold time (transmission) <sup>Note 2</sup>	t <sub>HD:DAT</sub>		0 <sup>Note 3</sup>	3.45	0 <sup>Note 3</sup>	0.9	μs
Setup time of stop condition	t <sub>SU:STO</sub>		4.0		0.6		μs
Bus-free time	t <sub>BUF</sub>		4.7		1.3		μs

**Notes** 1. The first clock pulse is generated after this period when the start/restart condition is detected.

2. The maximum value (MAX.) of tHD:DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

**Remark** The maximum value of C<sub>b</sub> (communication line capacitance) and the value of R<sub>b</sub> (communication line pull-up resistor) at that time in each mode are as follows.Standard mode: C<sub>b</sub> = 400 pF, R<sub>b</sub> = 2.7 kΩFast mode: C<sub>b</sub> = 320 pF, R<sub>b</sub> = 1.1 kΩ

IICA serial transfer timing



### 3.7 LCD Characteristics

#### 3.7.1 External resistance division method

##### (1) Static display mode

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $V_{L4} (\text{MIN.}) \leq V_{DD} \leq 5.5 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	$V_{L4}$		2.0		$V_{DD}$	V

##### (2) 1/2 bias method, 1/4 bias method

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $V_{L4} (\text{MIN.}) \leq V_{DD} \leq 5.5 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	$V_{L4}$		2.7		$V_{DD}$	V

##### (3) 1/3 bias method

( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $V_{L4} (\text{MIN.}) \leq V_{DD} \leq 5.5 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ )

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	$V_{L4}$		2.5		$V_{DD}$	V

**(2) 1/4 bias method****( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )**

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
LCD output voltage variation range	V <sub>L1</sub>	C1 to C5 <sup>Note 1</sup> = 0.47 μF <sup>Note 2</sup>	VLCD = 04H	0.90	1.00	1.08	V
			VLCD = 05H	0.95	1.05	1.13	V
			VLCD = 06H	1.00	1.10	1.18	V
			VLCD = 07H	1.05	1.15	1.23	V
			VLCD = 08H	1.10	1.20	1.28	V
			VLCD = 09H	1.15	1.25	1.33	V
			VLCD = 0AH	1.20	1.30	1.38	V
Doubler output voltage	V <sub>L2</sub>	C1 to C5 <sup>Note 1</sup> = 0.47 μF	2 V <sub>L1</sub> – 0.08	2 V <sub>L1</sub>	2 V <sub>L1</sub>	V	
Tripler output voltage	V <sub>L3</sub>	C1 to C5 <sup>Note 1</sup> = 0.47 μF	3 V <sub>L1</sub> – 0.12	3 V <sub>L1</sub>	3 V <sub>L1</sub>	V	
Quadruply output voltage	V <sub>L4</sub>	C1 to C5 <sup>Note 1</sup> = 0.47 μF	4 V <sub>L1</sub> – 0.16	4 V <sub>L1</sub>	4 V <sub>L1</sub>	V	
Reference voltage setup time <sup>Note 2</sup>	t <sub>VWAIT1</sub>		5			ms	
Voltage boost wait time <sup>Note 3</sup>	t <sub>VWAIT2</sub>	C1 to C5 <sup>Note 1</sup> = 0.47 μF	500			ms	

**Notes** 1. This is a capacitor that is connected between voltage pins used to drive the LCD.

C1: A capacitor connected between CAPH and CAPL

C2: A capacitor connected between  $V_{L1}$  and GNDC3: A capacitor connected between  $V_{L2}$  and GNDC4: A capacitor connected between  $V_{L3}$  and GNDC5: A capacitor connected between  $V_{L4}$  and GND $C1 = C2 = C3 = C4 = C5 = 0.47\ \mu\text{F} \pm 30\%$ 

2. This is the time required to wait from when the reference voltage is specified by using the VLCD register (or when the internal voltage boosting method is selected (by setting the MDSET1 and MDSET0 bits of the LCDM0 register to 01B) if the default value reference voltage is used) until voltage boosting starts (VLCON = 1).

3. This is the wait time from when voltage boosting is started (VLCON = 1) until display is enabled (LCDON = 1).

**3.7.3 Capacitor split method****(1) 1/3 bias method****( $T_A = -40$  to  $+105^\circ\text{C}$ ,  $2.4\text{ V} \leq V_D \leq 5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ )**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$V_{L4}$ voltage	$V_{L4}$	C1 to C4 = $0.47\ \mu\text{F}$ <sup>Note 2</sup>		$V_{DD}$		V
$V_{L2}$ voltage	$V_{L2}$	C1 to C4 = $0.47\ \mu\text{F}$ <sup>Note 2</sup>	$\frac{2}{3} V_{L4} - 0.1$	$\frac{2}{3} V_{L4}$	$\frac{2}{3} V_{L4} + 0.1$	V
$V_{L1}$ voltage	$V_{L1}$	C1 to C4 = $0.47\ \mu\text{F}$ <sup>Note 2</sup>	$\frac{1}{3} V_{L4} - 0.1$	$\frac{1}{3} V_{L4}$	$\frac{1}{3} V_{L4} + 0.1$	V
Capacitor split wait time <sup>Note 1</sup>	$t_{VWAIT}$		100			ms


**Notes** 1. This is the wait time from when voltage bucking is started (VLCON = 1) until display is enabled (LCDON = 1).

2. This is a capacitor that is connected between voltage pins used to drive the LCD.

C1: A capacitor connected between CAPH and CAPL

C2: A capacitor connected between  $V_{L1}$  and GNDC3: A capacitor connected between  $V_{L2}$  and GNDC4: A capacitor connected between  $V_{L4}$  and GND $C1 = C2 = C3 = C4 = 0.47\ \mu\text{F} \pm 30\%$


R5F10WLAAFB, R5F10WLCAFB, R5F10WLDAFB, R5F10WLEAFB, R5F10WLFAFB, R5F10WLGAFB,  
R5F10WLAGFB, R5F10WLCGFB, R5F10WLDGFB, R5F10WLEGFB, R5F10WLFGB, R5F10WLGGB



## 4.2 80-pin Products

R5F10WMAAFA, R5F10WMCAFA, R5F10WMDAFA, R5F10WMEAFA, R5F10WMFAFA, R5F10WMGAFA

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP80-14x14-0.65	PLQP0080JB-E	P80GC-65-UBT-2	0.69



Reference Symbol	Dimension in Millimeters		
	Min	Nom	Max
D	13.80	14.00	14.20
E	13.80	14.00	14.20
HD	17.00	17.20	17.40
HE	17.00	17.20	17.40
A	—	—	1.70
A1	0.05	0.125	0.20
A2	1.35	1.40	1.45
A3	—	0.25	—
bp	0.26	0.32	0.38
c	0.10	0.145	0.20
L	—	0.80	—
Lp	0.736	0.886	1.036
L1	1.40	1.60	1.80
	0°	3°	8°
e	—	0.65	—
x	—	—	0.13
y	—	—	0.10
ZD	—	0.825	—
ZE	—	0.825	—