

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"


Details	
Product Status	Active
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LCD, LVD, POR, PWM, WDT
Number of I/O	58
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	1.5K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10wmcafb-50

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

RL78/L13 1. OUTLINE

## 1.5.2 80-pin products



**Remark** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). See **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/L13 User's Manual.

## **Absolute Maximum Ratings (2/3)**

Parameter	Symbol		Conditions	Ratings	Unit
LCD voltage	V <sub>L1</sub>	V <sub>L1</sub> voltage <sup>Note 1</sup>		-0.3 to +2.8 and -0.3 to V <sub>L4</sub> +0.3	V
	V <sub>L2</sub>	V <sub>L2</sub> voltage <sup>Note 1</sup>		-0.3 to V <sub>L4</sub> +0.3 <sup>Note 2</sup>	V
	V <sub>L3</sub>	V <sub>L3</sub> voltage <sup>Note 1</sup>		-0.3 to V <sub>L4</sub> +0.3 <sup>Note 2</sup>	V
	V <sub>L4</sub>	V <sub>L4</sub> voltage <sup>Note 1</sup>		-0.3 to +6.5	V
	VLCAP	CAPL, CAPH volt	age <sup>Note 1</sup>	-0.3 to V <sub>L4</sub> +0.3 <sup>Note 2</sup>	V
	Vоит	COM0 to COM7	External resistance division method	-0.3 to V <sub>DD</sub> +0.3 <sup>Note 2</sup>	V
		SEG0 to SEG50	Capacitor split method	-0.3 to V <sub>DD</sub> +0.3 <sup>Note 2</sup>	V
		output voltage	Internal voltage boosting method	-0.3 to V <sub>L4</sub> +0.3 <sup>Note 2</sup>	V

- **Notes 1.** This value only indicates the absolute maximum ratings when applying voltage to the V<sub>L1</sub>, V<sub>L2</sub>, V<sub>L3</sub>, and V<sub>L4</sub> pins; it does not mean that applying voltage to these pins is recommended. When using the internal voltage boosting method or capacitance split method, connect these pins to Vss via a capacitor (0.47  $\mu$ F  $\pm$  30%) and connect a capacitor (0.47  $\mu$ F  $\pm$  30%) between the CAPL and CAPH pins.
  - 2. Must be 6.5 V or lower.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Vss: Reference voltage

### 2.2 Oscillator Characteristics

#### 2.2.1 X1 and XT1 oscillator characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

Parameter	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation	Ceramic resonator/	$2.7~\text{V} \leq \text{V}_{\text{DD}} \leq 5.5~\text{V}$	1.0		20.0	MHz
frequency (fx) <sup>Note</sup>	crystal resonator	$2.4 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V}$	1.0		16.0	
		1.8 V ≤ V <sub>DD</sub> < 2.4 V	1.0		8.0	
		1.6 V ≤ V <sub>DD</sub> < 1.8 V	1.0		4.0	
XT1 clock oscillation frequency (fxT) <sup>Note</sup>	Crystal resonator		32	32.768	35	kHz

**Note** Indicates only permissible oscillator frequency ranges. Refer to **AC Characteristics** for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

**Remark** When using the X1 oscillator and XT1 oscillator, see **5.4 System Clock Oscillator** in the RL78/L13 User's Manual.

### 2.2.2 On-chip oscillator characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency <sup>Notes 1, 2</sup>	fıн			1		24	MHz
High-speed on-chip oscillator		–20 to +85°C	$1.8~V \leq V_{DD} \leq 5.5~V$	-1.0		+1.0	%
clock frequency accuracy			1.6 V ≤ V <sub>DD</sub> < 1.8 V	-5.0		+5.0	%
		–40 to –20°C	$1.8~V \leq V_{DD} \leq 5.5~V$	-1.5		+1.5	%
			1.6 V ≤ V <sub>DD</sub> < 1.8 V	-5.5		+5.5	%
Low-speed on-chip oscillator clock frequency	fiL				15		kHz
Low-speed on-chip oscillator clock frequency accuracy				-15		+15	%

- **Notes 1.** The high-speed on-chip oscillator frequency is selected by bits 0 to 4 of the option byte (000C2H/010C2H) and bits 0 to 2 of the HOCODIV register.
  - 2. This indicates the oscillator characteristics only. Refer to **AC Characteristics** for the instruction execution time.



<R>

### 2.3 DC Characteristics

### 2.3.1 Pin characteristics

## $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, high <sup>Note 1</sup>	Іон1	Per pin for P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P70 to P77, P125 to P127, P130	$1.6~V \leq V_{DD} \leq 5.5~V$			-10.0 <sup>Note 2</sup>	mA
		Total of P00 to P07, P10 to P17,	$4.0~V \leq V_{DD} \leq 5.5~V$			-90.0	mA
		P22 to P27, P30 to P35, P40 to P47,	$2.7 \text{ V} \le V_{DD} \le 4.0 \text{ V}$			-15.0	mA
		P50 to P57, P70 to P77, P125 to P127, P130	$1.8 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V}$			-7.0	mA
		(When duty = 70% <sup>Note 3</sup> )	$1.6 \text{ V} \le \text{V}_{DD} \le 1.8 \text{ V}$			-3.0	mA
	<b>І</b> он2	Per pin for P20 and P21	$1.6~V \leq V_{DD} \leq 5.5~V$			-0.1 <sup>Note 2</sup>	mA
		Total of all pins (When duty = 70% <sup>Note 3</sup> )	$1.6~V \leq V_{DD} \leq 5.5~V$			-0.2	mA

- **Notes 1**. Value of the current at which the device operation is guaranteed even if the current flows from the V<sub>DD</sub> pin to an output pin
  - 2. Do not exceed the total current value.
  - 3. Output current value under conditions where the duty factor  $\leq 70\%$ .

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = (IoH × 0.7)/(n × 0.01)
- <Example> Where n = 80% and  $I_{OH}$  = -90.0 mA

Total output current of pins =  $(-90.0 \times 0.7)/(80 \times 0.01) \approx -78.75$  mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Caution P00, P04 to P07, P16, P17, P35, P42 to P44, P46, P47, P53 to P56, and P130 do not output high level in N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.




**Note** Operation is not possible if 1.6 V  $\leq$  V<sub>DD</sub> < 1.8 V in LV (low-voltage main) mode while the system is operating on the subsystem clock.

Remark fmck: Timer array unit operation clock frequency

(Operation clock to be set by the CKSmn0, CKSmn1 bits of timer mode register mn (TMRmn)

m: Unit number (m = 0), n: Channel number (n = 0 to 7))

#### Minimum Instruction Execution Time during Main System Clock Operation



## (3) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{ Vss} = 0 \text{ V})$

Parameter	Symbol	Cor	ditions	` •	h-speed Mode	`	v-speed Mode	`	-voltage Mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle	tkcy2	4.0 V ≤ V <sub>DD</sub> ≤ 5.5	V fmck > 20 MHz	8/fмск		_		_		ns
time <sup>Note 5</sup>			fмcк ≤ 20 MHz	6/ƒмск		6/fмск		6/ƒмск		ns
		2.7 V ≤ V <sub>DD</sub> ≤ 5.5	V f <sub>MCK</sub> > 16 MHz	8/fмск		_		_		ns
			fмcк ≤ 16 MHz	6/fмск		6/fмск		6/ƒмск		ns
		2.4 V ≤ V <sub>DD</sub> ≤ 5.5	V	6/fмск and 500		6/ƒмск		6/ƒмск		ns
		1.8 V ≤ V <sub>DD</sub> ≤ 5.5	V	_		6/ƒмск		6/ƒмск		ns
		1.6 V ≤ V <sub>DD</sub> ≤ 5.5	V	_		_		6/ƒмск		ns
SCKp high-/low-	<b>t</b> кн2,	4.0 V ≤ V <sub>DD</sub> ≤ 5.5	V	tkcy2/2-7		tkcy2/2-7		tkcy2/2-7		ns
level width	t <sub>KL2</sub>	2.7 V ≤ V <sub>DD</sub> ≤ 5.5	V	tkcy2/2-8		tkcy2/2-8		tkcy2/2-8		ns
		2.4 V ≤ V <sub>DD</sub> ≤ 5.5	V	tkcy2/2-18		tkcy2/2-18		tkcy2/2-18		ns
		1.8 V ≤ V <sub>DD</sub> ≤ 5.5	V	_		tkcy2/2-18		tkcy2/2-18		ns
		1.6 V ≤ V <sub>DD</sub> ≤ 5.5	V	_		_		tkcy2/2-66		ns
SIp setup time	tsık2	$2.7 \text{ V} \leq V_{DD} \leq 5.5$	V	1/fмск+20		1/fмск+30		1/fмск+30		ns
(to SCKp↑) <sup>Note 1</sup>		2.4 V ≤ V <sub>DD</sub> ≤ 5.5	V	1/fмск+30		1/fмск+30		1/fмск+30		ns
		1.8 V ≤ V <sub>DD</sub> ≤ 5.5	V	_		1/fмск+30		1/fмск+30		ns
		1.6 V ≤ V <sub>DD</sub> ≤ 5.5	V	_		-		1/fмск+40		ns
SIp hold time	tksi2	2.4 V ≤ V <sub>DD</sub> ≤ 5.5	V	1/fмск+31		1/fмск+31		1/fмск+31		ns
(from SCKp↑) <sup>Note 2</sup>		1.8 V ≤ V <sub>DD</sub> ≤ 5.5	V	_		1/fмск+31		1/fмск+31		ns
SCKp1)Mate2		1.6 V ≤ V <sub>DD</sub> ≤ 5.5	V	_		-		1/fмск+250		ns
Delay time from	tkso2	C = 30 pF <sup>Note 4</sup>	$2.7 \text{ V} \le V_{DD} \le 5.5 \text{ V}$		2/f <sub>MCK</sub> +44		2/fмск+110		2/fмск+110	ns
SCKp↓ to SOp output <sup>Note 3</sup>			$2.4 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$		2/fмск+75		2/fмск+110		2/fмск+110	ns
output			$1.8~V \leq V_{DD} \leq 5.5~V$		_		2/fмск+110		2/fмск+110	ns
			$1.6~V \leq V_{DD} \leq 5.5~V$		_		_		2/fмск+220	ns

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - **2.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp $\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 4. C is the load capacitance of the SOp output lines.
  - 5. Transfer rate in SNOOZE mode: MAX. 1 Mbps

Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

- **Remarks 1.** p: CSI number (p = 00, 10), m: Unit number (m = 0), n: Channel number (n = 0, 2), g: PIM number (g = 0, 1)
  - 2. fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 02))

**Notes 6.** The smaller maximum transfer rate derived by using fmck/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 1.8 V (2.4 V<sup>Note 8</sup>)  $\leq$  V<sub>DD</sub> < 3.3 V and 1.6 V  $\leq$  V<sub>b</sub>  $\leq$  2.0 V


Maximum transfer rate = 
$$\frac{1}{\{-C_b \times R_b \times ln (1 - \frac{1.5}{V_b})\} \times 3} [bps]$$

Baud rate error (theoretical value) = 
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{1.5}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- \* This value is the theoretical value of the relative difference between the transmission and reception sides.
- **7.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to **Note 6** above to calculate the maximum transfer rate under conditions of the customer.
- 8. Condition in the HS (high-speed main) mode

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (V<sub>DD</sub> tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.


**UART** mode connection diagram (during communication at different potential)



- Notes 1. Transfer rate in SNOOZE mode: MAX. 1 Mbps
  - 2. Condition in HS (high-speed main) mode
  - 3. Use it with  $V_{DD} \ge V_b$ .
  - **4.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - **5.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes "from SCKp $\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - **6.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Caution Select the TTL input buffer for the SIp pin and SCKp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

CSI mode connection diagram (during communication at different potential)



## (9) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I<sup>2</sup>C mode) (2/2)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

Parameter	Symbol	Conditions	HS (higl main)	-	LS (low main)	/-speed Mode	LV (low- main)	-voltage Mode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Data setup time (reception)	tsu:dat	$\begin{aligned} 4.0 & \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}, \\ 2.7 & \text{ V} \leq \text{V}_{\text{b}} \leq 4.0 \text{ V}, \\ C_{\text{b}} = 50 \text{ pF},  R_{\text{b}} = 2.7 \text{ k}\Omega \end{aligned}$	1/f <sub>MCK</sub> + 135 <sup>Note 4</sup>		1/f <sub>MCK</sub> + 190 <sup>Note 4</sup>		1/f <sub>MCK</sub> + 190 <sup>Note 4</sup>		ns
		$ \begin{aligned} &2.7 \text{ V} \leq V_{DD} < 4.0 \text{ V}, \\ &2.3 \text{ V} \leq V_b \leq 2.7 \text{ V}, \\ &C_b = 50 \text{ pF},  R_b = 2.7 \text{ k}\Omega \end{aligned} $	1/f <sub>MCK</sub> + 135 <sup>Note 4</sup>		1/f <sub>MCK</sub> + 190 <sup>Note 4</sup>		1/f <sub>MCK</sub> + 190 <sup>Note 4</sup>		ns
		$ \begin{aligned} &4.0 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}, \\ &2.7 \text{ V} \leq \text{V}_{\text{b}} \leq 4.0 \text{ V}, \\ &C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 2.8 \text{ k}\Omega \end{aligned} $	1/f <sub>MCK</sub> + 190 <sup>Note 4</sup>		1/f <sub>MCK</sub> + 190 <sup>Note 4</sup>		1/f <sub>MCK</sub> + 190 <sup>Note 4</sup>		ns
		$ 2.7 \text{ V} \leq \text{V}_{DD} < 4.0 \text{ V}, \\ 2.3 \text{ V} \leq \text{V}_b \leq 2.7 \text{ V}, \\ C_b = 100 \text{ pF}, R_b = 2.7 \text{ k}\Omega $	1/f <sub>MCK</sub> + 190 <sup>Note 4</sup>		1/f <sub>MCK</sub> + 190 <sup>Note 4</sup>		1/f <sub>MCK</sub> + 190 <sup>Note 4</sup>		ns
		$ \begin{aligned} &1.8 \text{ V } (2.4 \text{ V}^{\text{Note 2}}) \leq \text{V}_{\text{DD}} < 3.3 \text{ V}, \\ &1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V}^{\text{Note 3}}, \\ &C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 5.5 \text{ k}\Omega \end{aligned} $	1/f <sub>MCK</sub> + 190 <sup>Note 4</sup>		1/f <sub>MCK</sub> + 190 <sup>Note 4</sup>		1/f <sub>MCK</sub> + 190 <sup>Note 4</sup>		ns
Data hold time (transmission)	thd:dat	$\begin{aligned} 4.0 & \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}, \\ 2.7 & \text{ V} \leq \text{V}_{\text{b}} \leq 4.0 \text{ V}, \\ C_{\text{b}} = 50 \text{ pF}, \text{ R}_{\text{b}} = 2.7 \text{ k}\Omega \end{aligned}$	0	305	0	305	0	305	ns
		$\begin{split} 2.7 & \text{ V} \leq \text{V}_{\text{DD}} < 4.0 \text{ V}, \\ 2.3 & \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \text{ V}, \\ C_{\text{b}} = 50 \text{ pF},  R_{\text{b}} = 2.7 \text{ k}\Omega \end{split}$	0	305	0	305	0	305	ns
		$ \begin{aligned} &4.0 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}, \\ &2.7 \text{ V} \leq \text{V}_{\text{b}} \leq 4.0 \text{ V}, \\ &C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 2.8 \text{ k}\Omega \end{aligned} $	0	355	0	355	0	355	ns
		$ 2.7 \text{ V} \le \text{V}_{DD} < 4.0 \text{ V}, \\ 2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V}, \\ C_b = 100 \text{ pF}, \text{ R}_b = 2.7 \text{ k}\Omega $	0	355	0	355	0	355	ns
		$ \begin{aligned} &1.8 \text{ V } (2.4 \text{ V}^{\text{Note 2}}) \leq \text{V}_{\text{DD}} < 3.3 \text{ V}, \\ &1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V}^{\text{Note 3}}, \\ &C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 5.5 \text{ k}\Omega \end{aligned} $	0	405	0	405	0	405	ns

- **Notes 1.** The value must also be equal to or less than fmck/4.
  - 2. Condition in HS (high-speed main) mode
  - 3. Use it with  $V_{DD} \ge V_b$ .
  - 4. Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".

Caution Select the TTL input buffer and the N-ch open drain output (VDD tolerance) mode for the SDAr pin and the N-ch open drain output (VDD tolerance) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)



### (2) I2C fast mode

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

Parameter	Symbol	Conditions		` `	HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode	
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fscL	Fast mode: fc∟κ ≥ 3.5 MHz	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V	0	400	0	400	0	400	kHz
			1.8 V $(2.4 \text{ V}^{\text{Note 3}})$ $\leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	0	400	0	400	0	400	kHz
Setup time of	tsu:sta	$2.7 \text{ V} \leq V_{DD}$	≤ 5.5 V	0.6		0.6		0.6		μs
restart condition		1.8 V (2.4 V	$^{\text{Note 3}}) \le V_{\text{DD}} \le 5.5 \text{ V}$	0.6		0.6		0.6		μs
Hold time <sup>Note 1</sup>	thd:STA	2.7 V ≤ V <sub>DD</sub>	≤ 5.5 V	0.6		0.6		0.6		μs
		1.8 V (2.4 V	$^{\text{Note 3}}) \le V_{\text{DD}} \le 5.5 \text{ V}$	0.6		0.6		0.6		μs
Hold time when	<b>t</b> LOW	2.7 V ≤ V <sub>DD</sub>	≤ 5.5 V	1.3		1.3		1.3		μs
SCLA0 ="L"		1.8 V (2.4 V	$^{\text{Note 3}}) \le V_{\text{DD}} \le 5.5 \text{ V}$	1.3		1.3		1.3		μs
Hold time when	<b>t</b> HIGH	2.7 V ≤ V <sub>DD</sub>	≤ 5.5 V	0.6		0.6		0.6		μs
SCLA0 ="H"		1.8 V (2.4 V	$^{\text{Note 3}}) \le V_{\text{DD}} \le 5.5 \text{ V}$	0.6		0.6		0.6		μs
Data setup time	tsu:dat	2.7 V ≤ V <sub>DD</sub>	≤ 5.5 V	100		100		100		ns
(reception)		1.8 V (2.4 V	$^{\text{(Note 3)}} \le V_{\text{DD}} \le 5.5 \text{ V}$	100		100		100		ns
Data hold time	thd:dat	2.7 V ≤ V <sub>DD</sub>	≤ 5.5 V	0	0.9	0	0.9	0	0.9	μs
(transmission)Note 2		1.8 V (2.4 V	$^{\text{(Note 3)}} \le V_{\text{DD}} \le 5.5 \text{ V}$	0	0.9	0	0.9	0	0.9	μs
Setup time of stop	tsu:sto	2.7 V ≤ V <sub>DD</sub>	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V			0.6		0.6		μs
condition		1.8 V (2.4 V	$^{\text{Note 3}}) \le V_{\text{DD}} \le 5.5 \text{ V}$	0.6		0.6		0.6		μs
Bus-free time	<b>t</b> BUF	2.7 V ≤ V <sub>DD</sub>	≤ 5.5 V	1.3		1.3		1.3		μs
		1.8 V (2.4 V	$^{\text{(Note 3)}} \le V_{\text{DD}} \le 5.5 \text{ V}$	1.3		1.3		1.3		μs

**Notes 1.** The first clock pulse is generated after this period when the start/restart condition is detected.

3. Condition in HS (high-speed main) mode

Caution The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.

**Remark** The maximum value of  $C_b$  (communication line capacitance) and the value of  $R_b$  (communication line pull-up resistor) at that time in each mode are as follows.


Fast mode:  $C_b$  = 320 pF,  $R_b$  = 1.1 k $\Omega$ 

<sup>2.</sup> The maximum value (MAX.) of thd:DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

## 2.11 Timing Specifications for Switching Flash Memory Programming Modes

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$ 

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Time to complete the communication for the initial setting after the external reset is released	tsuinit	POR and LVD reset must be released before the external reset is released.			100	ms
Time to release the external reset after the TOOL0 pin is set to the low level	tsu	POR and LVD reset must be released before the external reset is released.	10			μs
Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)	tнo	POR and LVD reset must be released before the external reset is released.	1			ms



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset is released (POR and LVD reset must be released before the external reset is released.).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and completion the baud rate setting.

**Remark** tsuinit: Communication for the initial setting must be completed within 100 ms after the external reset is released during this period.

tsu: Time to release the external reset after the TOOL0 pin is set to the low level

thd: Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)

# 3. ELECTRICAL SPECIFICATIONS (G: INDUSTRIAL APPLICATIONS $T_A = -40$ to +105°C)

This chapter describes the following electrical specifications.

Target products G: Industrial applications  $T_A = -40$  to +105°C

R5F10WLAGFB, R5F10WLCGFB, R5F10WLDGFB, R5F10WLEGFB, R5F10WLFGFB, R5F10WMCGFB, R5F10WMDGFB, R5F10WMEGFB, R5F10WMFGFB, R5F10WMGGFB

- Cautions 1. The RL78/L13 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
  - 2. The pins mounted depend on the product. See 2.1 Port Function to 2.2.1 With functions for each product in the RL78/L13 User's Manual.
  - Consult Renesas salesperson and distributor for derating when the product is used at T<sub>A</sub> = +85°C to +105°C. Note that derating means "systematically lowering the load from the rated value to improve reliability".
- <R> Remark When RL78/L13 is used in the range of TA = -40 to +85°C, see CHAPTER 2 ELECTRICAL SPECIFICATIONS (TA = -40 to +85°C).



## 3.3.2 Supply current characteristics

## $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

(1/2)

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply	I <sub>DD1</sub> Note 1	Operating	HS (high-	f <sub>HOCO</sub> = 48 MHz <sup>Note</sup>	Basic	V <sub>DD</sub> = 5.0 V		2.0		mA
current		mode	speed main)	3,	operation	V <sub>DD</sub> = 3.0 V		2.0		mA
			mode <sup>Note 5</sup>	f <sub>IH</sub> = 24 MHz <sup>Note 3</sup>	Normal	V <sub>DD</sub> = 5.0 V		3.8	7.0	mA
					operation	V <sub>DD</sub> = 3.0 V		3.8	7.0	mA
				f <sub>HOCO</sub> = 24 MHz <sup>Note</sup>	Basic	V <sub>DD</sub> = 5.0 V		1.7		mA
				3,	operation	V <sub>DD</sub> = 3.0 V		1.7		mA
				f <sub>IH</sub> = 24 MHz <sup>Note 3</sup>	Normal	V <sub>DD</sub> = 5.0 V		3.6	6.5	mA
					operation	V <sub>DD</sub> = 3.0 V		3.6	6.5	mA
				f <sub>HOCO</sub> = 16 MHz <sup>Note</sup>	Normal	V <sub>DD</sub> = 5.0 V		2.7	5.0	mA
				<sup>3</sup> , f <sub>IH</sub> = 16 MHz <sup>Note 3</sup>	operation	V <sub>DD</sub> = 3.0 V		2.7	5.0	mA
			HS (high-	f <sub>MX</sub> = 20 MHz <sup>Note 2</sup> ,	Normal	Square wave input		3.0	5.4	mA
			speed main) mode <sup>Note 5</sup>	V <sub>DD</sub> = 5.0 V	operation	Resonator connection		3.2	5.6	mA
	m		f <sub>MX</sub> = 20 MHz <sup>Note 2</sup> ,	Nomal	Square wave input		2.9	5.4	mA	
			operation	Resonator connection		3.2	5.6	mA		
			$f_{MX} = 10 \text{ MHz}^{\text{Note 2}},$	Normal	Square wave input		1.9	3.2	mA	
				V <sub>DD</sub> = 5.0 V	operation	Resonator connection		1.9	3.2	mA
				f <sub>MX</sub> = 10 MHz <sup>Note 2</sup> ,	Nomal	Square wave input		1.9	3.2	mA
			V <sub>DD</sub>	V <sub>DD</sub> = 3.0 V	operation	Resonator connection		1.9	3.2	mA
			Subsystem	f <sub>SUB</sub> =	Nomal	Square wave input		4.0	5.4	μΑ
			clock operation	32.768 kHz <sup>Note 4</sup> , $T_A = -40^{\circ}C$	operation	Resonator connection		4.3	5.4	μΑ
				fsuB =	Normal	Square wave input		4.0	5.4	μΑ
				32.768 kHz Note 4, T <sub>A</sub> = +25°C	operation	Resonator connection		4.3	5.4	μΑ
				fsuB =	Normal	Square wave input		4.1	7.1	μΑ
				32.768 kHz <sup>Note 4</sup> , T <sub>A</sub> = +50°C	operation	Resonator connection		4.4	7.1	μΑ
				f <sub>SUB</sub> =	Nomal	Square wave input		4.3	8.7	μΑ
				32.768 kHz <sup>Note 4</sup> , T <sub>A</sub> = +70°C	operation	Resonator connection		4.7	8.7	μΑ
				f <sub>SUB</sub> =	Nomal	Square wave input		4.7	12.0	μΑ
			32.768 kHz <sup>Note 4</sup> , T <sub>A</sub> = +85°C	operation	Resonator connection		5.2	12.0	μΑ	
				f <sub>SUB</sub> =	Nomal	Square wave input		6.4	35.0	μΑ
				32.768 kHz <sup>Note 4</sup> , T <sub>A</sub> = +105°C	operation	Resonator connection		6.6	35.0	μΑ

(Notes and Remarks are listed on the next page.)



- Notes 1. Total current flowing into VDD, including the input leakage current flowing when the level of the input pin is fixed to VDD or Vss. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the LCD controller/driver, A/D converter, LVD circuit, comparator, I/O port, on-chip pull-up/pull-down resistors, and the current flowing during data flash rewrite.
  - 2. When high-speed on-chip oscillator and subsystem clock are stopped.
  - 3. When high-speed system clock and subsystem clock are stopped.
  - **4.** When high-speed on-chip oscillator and high-speed system clock are stopped. When setting ultra-low power consumption oscillation (AMPHS1 = 1). The current flowing into the LCD controller/driver, 16-bit timer KB20, real-time clock 2, 12-bit interval timer, and watchdog timer is not included.
  - 5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below. HS (high-speed main) mode:  $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} \text{@} 1 \text{ MHz}$  to 24 MHz  $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} \text{@} 1 \text{ MHz}$  to 16 MHz
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock
  - 2. fHOCO: High-speed on-chip oscillator clock frequency (48 MHz max.)
  - 3. fil: High-speed on-chip oscillator clock frequency (24 MHz max.)
  - 4. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
  - 5. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C



## (2) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output) $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	HS (high-speed	d main) Mode	Unit
			MIN.	MAX.	
SCKp cycle time	tkcy1	$2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	334 <sup>Note 1</sup>		ns
		$2.4 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	500 <sup>Note 1</sup>		ns
SCKp high-/low-level width	<b>t</b> кн1,	4.0 V ≤ V <sub>DD</sub> ≤ 5.5 V	tkcy1/2 - 24		ns
	t <sub>KL1</sub>	$2.7~\text{V} \leq \text{V}_{\text{DD}} \leq 5.5~\text{V}$	tkcy1/2 - 36		ns
		$2.4~V \leq V_{DD} \leq 5.5~V$	tkcy1/2 - 76		ns
SIp setup time (to SCKp↑) <sup>Note 2</sup>	tsıĸ1	$4.0~V \leq V_{DD} \leq 5.5~V$	66		ns
		$2.7~\text{V} \leq \text{V}_{\text{DD}} \leq 5.5~\text{V}$	66		ns
		$2.4~V \leq V_{DD} \leq 5.5~V$	113		ns
SIp hold time (from SCKp↑)Note 3	tksi1		38		ns
Delay time from SCKp↓ to SOp output <sup>Note 4</sup>	tkso1	C = 30 pF <sup>Note 5</sup>		50	ns

- Notes 1. The value must also be equal to or more than 4/fclk.
  - **2.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp $\downarrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - **4.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 5. C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

**Remarks 1.** p: CSI number (p = 00, 10), m: Unit number (m = 0), n: Channel number (n = 0, 2), g: PIM and POM numbers (g = 0, 1)

2. fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 02))



## (4) During communication at same potential (simplified I<sup>2</sup>C mode)

(TA = -40 to +105°C, 2.4 V  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V)

Parameter	Symbol	Conditions	HS (high-speed	d main) Mode	Unit
			MIN.	MAX.	
SCLr clock frequency	fscL	$2.7~V \leq V_{DD} \leq 5.5~V,$ $C_b = 50~pF,~R_b = 2.7~k\Omega$		400 <sup>Note 1</sup>	kHz
		2.4 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 3 kΩ		100 <sup>Note 1</sup>	kHz
Hold time when SCLr = "L"	tLOW	$2.7~V \leq V_{DD} \leq 5.5~V,$ $C_b = 50~pF,~R_b = 2.7~k\Omega$	1200		ns
		$2.4 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 3 \text{ k}\Omega$	4600		ns
Hold time when SCLr = "H"	tнісн	$2.7~V \leq V_{DD} \leq 5.5~V,$ $C_b = 50~pF,~R_b = 2.7~k\Omega$	1200		ns
		$2.4 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 3 \text{ k}\Omega$	4600		ns
Data setup time (reception)	tsu:DAT	$2.7~V \leq V_{DD} \leq 5.5~V,$ $C_b = 50~pF,~R_b = 2.7~k\Omega$	1/f <sub>MCK</sub> + 220 <sup>Note 2</sup>		ns
		$2.4 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 3 \text{ k}\Omega$	1/f <sub>MCK</sub> + 580 <sup>Note 2</sup>		ns
Data hold time (transmission)	thd:dat	$2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega$	0	770	ns
		2.4 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V, C <sub>b</sub> = 100 pF, R <sub>b</sub> = 3 kΩ	0	1420	ns

Notes 1. The value must also be equal to or less than fmck/4.

2. Set the fmck value to keep the hold time of SCLr = "L" and SCLr = "H".

Caution Select the normal input buffer and the N-ch open drain output (VDD tolerance) mode for the SDAr pin and the normal output mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg).


(Remarks are listed on the next page.)



## (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (2/2) $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	HS (high-spee	Unit	
			MIN.	MAX.	
SIp setup time (to SCKp↓) <sup>Note 2</sup>	tsıkı	$ \begin{aligned} 4.0 \ V &\leq V_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V, \\ C_b &= 20 \ pF, \ R_b = 1.4 \ k\Omega \end{aligned} $	88		ns
			88		ns
			220		ns
SIp hold time (from SCKp↓) <sup>Note 2</sup>	<b>t</b> KSI1	$ \begin{aligned} 4.0 \ V &\leq V_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V, \\ C_b &= 20 \ pF, \ R_b = 1.4 \ k\Omega \end{aligned} $	38		ns
			38		ns
			38		ns
Delay time from SCKp↑ to SOp outputNote 2	tkso1	$ \begin{aligned} 4.0 \ V \leq V_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V, \\ C_b = 20 \ pF, \ R_b = 1.4 \ k\Omega \end{aligned} $		50	ns
				50	ns
				50	ns

#### CSI mode connection diagram (during communication at different potential)



- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
  - 2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VH and VL, see the DC characteristics with TTL input buffer selected.
- **Remarks 1.** R<sub>b</sub>[Ω]: Communication line (SCKp, SOp) pull-up resistance, C<sub>b</sub>[F]: Communication line (SCKp, SOp) load capacitance, V<sub>b</sub>[V]: Communication line voltage
  - 2. p: CSI number (p = 00, 10), m: Unit number, n: Channel number (mn = 00, 02), g: PIM and POM number (g = 0, 1)
  - fmck: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))



(3) When reference voltage (+) = internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pins: ANI0, ANI16 to ANI25

(TA = -40 to +105°C, 2.4 V  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V, Reference voltage (+) = VBGR<sup>Note 3</sup>, Reference voltage (-) = AVREFM<sup>Note 4</sup> = 0 V, HS (high-speed main) mode)

Parameter	Symbol	Cond	MIN.	TYP.	MAX.	Unit	
Resolution	RES				8		bit
Conversion time	tconv	8-bit resolution	$2.4 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V}$	17		39	μs
Zero-scale errorNotes 1, 2	Ezs	8-bit resolution	$2.4 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V}$			±0.60	%FSR
Integral linearity errorNote 1	ILE	8-bit resolution	2.4 V ≤ VDD ≤ 5.5 V			±2.0	LSB
Differential linearity errorNote 1	DLE	8-bit resolution	$2.4 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V}$			±1.0	LSB
Analog input voltage	VAIN			0		V <sub>BGR</sub> Note 3	V

Notes 1. Excludes quantization error (±1/2 LSB).

- 2. This value is indicated as a ratio (%FSR) to the full-scale value.
- 3. See 3.6.2 Temperature sensor/internal reference voltage characteristics.
- 4. When reference voltage (–) =  $V_{SS}$ , the MAX. values are as follows. Zero-scale error: Add  $\pm 0.35\%$ FSR to the AV<sub>REFM</sub> MAX. value. Integral linearity error: Add  $\pm 0.5$  LSB to the AV<sub>REFM</sub> MAX. value. Differential linearity error: Add  $\pm 0.2$  LSB to the AV<sub>REFM</sub> MAX. value.

### 3.6.2 Temperature sensor/internal reference voltage characteristics

## (TA = -40 to +105°C, 2.4 V $\leq$ VDD $\leq$ 5.5 V, Vss = 0 V, HS (high-speed main) mode)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	V <sub>TMPS25</sub>	ADS register = 80H, T <sub>A</sub> = +25°C		1.05		V
Internal reference output voltage	V <sub>BGR</sub>	ADS register = 81H	1.38	1.45	1.5	V
Temperature coefficient	Fvтмрs	Temperature sensor that depends on the temperature		-3.6		mV/°C
Operation stabilization wait time	tamp				5	μs

### 3.8 RAM Data Retention Characteristics


<R>

<R>

### $(T_A = -40 \text{ to } +105^{\circ}\text{C})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR		1.44 <sup>Note</sup>		5.5	٧

<R> Note This depends on the POR detection voltage. For a falling voltage, data in RAM are retained until the voltage reaches the level that triggers a POR reset but not once it reaches the level at which a POR reset is generated.



### 3.9 Flash Memory Programming Characteristics

## $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
System clock frequency	fclk	2.4 V ≤ VDD ≤ 5.5 V	1		24	MHz
Number of code flash rewrites <sup>Note 1, 2, 3</sup>	Cerwr	Retained for 20 years  TA = 85°C Note 4	1,000			Times
Number of data flash rewrites <sup>Note 1, 2, 3</sup>		Retained for 1 year TA = 25°C		1,000,000		
		Retained for 5 years  TA = 85°C Note 4	100,000			
		Retained for 20 years  TA = 85°C Note 4	10,000			

- **Notes 1.** 1 erase + 1 write after the erase is regarded as 1 rewrite. The retaining years are until next rewrite after the rewrite.
  - 2. When using flash memory programmer and Renesas Electronics self programming library
  - 3. This characteristic indicates the flash memory characteristic and based on Renesas Electronics reliability test.
  - **4.** This temperature is the average value at which data are retained.

Remark When updating data multiple times, use the flash memory as one for updating data.

## 3.10 Dedicated Flash Memory Programmer Communication (UART)

## $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		During serial programming	115,200		1,000,000	bps



R5F10WLAAFB, R5F10WLCAFB, R5F10WLDAFB, R5F10WLEAFB, R5F10WLFAFB, R5F10WLGAFB, R5F10WLAGFB, R5F10WLCGFB, R5WLCGFB, R5WL

