

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFl

Details	
Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LCD, LVD, POR, PWM, WDT
Number of I/O	58
Program Memory Size	48KB (48K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10wmdafa-x0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Parameter	Symbol		Conditions	Ratings	Unit
LCD voltage	VL1	V∟1 voltage <sup>Note 1</sup>		–0.3 to +2.8 and –0.3 to V <sub>L4</sub> +0.3	V
	VL2	VL2 voltage <sup>Note 1</sup>		–0.3 to $V_{\rm L4}$ +0.3 $^{\rm Note\ 2}$	V
	VL3	VL3 voltage <sup>Note 1</sup>		–0.3 to $V_{\rm L4}$ +0.3 $^{\rm Note\ 2}$	V
	VL4	VL4 voltage <sup>Note 1</sup>		–0.3 to +6.5	V
	VLCAP	CAPL, CAPH volt	age <sup>Note 1</sup>	–0.3 to $V_{\rm L4}$ +0.3 $^{\rm Note\ 2}$	V
	Vout	COM0 to COM7	External resistance division method	–0.3 to $V_{\text{DD}}$ +0.3 $^{\text{Note 2}}$	V
		SEG0 to SEG50	Capacitor split method	–0.3 to V_DD +0.3 $^{\text{Note 2}}$	V
	output voltage		Internal voltage boosting method	-0.3 to VL4 +0.3 <sup>Note 2</sup>	V

#### Absolute Maximum Ratings (2/3)

- **Notes 1.** This value only indicates the absolute maximum ratings when applying voltage to the V<sub>L1</sub>, V<sub>L2</sub>, V<sub>L3</sub>, and V<sub>L4</sub> pins; it does not mean that applying voltage to these pins is recommended. When using the internal voltage boosting method or capacitance split method, connect these pins to V<sub>SS</sub> via a capacitor (0.47  $\mu$ F ± 30%) and connect a capacitor (0.47  $\mu$ F ± 30%) between the CAPL and CAPH pins.
  - 2. Must be 6.5 V or lower.
- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Vss: Reference voltage



<

## 2.3 DC Characteristics

#### 2.3.1 Pin characteristics

#### (TA = -40 to +85°C, 1.6 V $\leq$ VDD $\leq$ 5.5 V, Vss = 0 V)

	Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, high <sup>Note 1</sup>		Іон1	Per pin for P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P70 to P77, P125 to P127, P130	$1.6~V \leq V_{\text{DD}} \leq 5.5~V$			-10.0 <sup>Note 2</sup>	mA
<r></r>	R>		Total of P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P70 to P77, P125 to P127, P130 (When duty = 70% <sup>Note 3</sup> )	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			-90.0	mA
				$2.7~V \leq V_{\text{DD}} < 4.0~V$			-15.0	mA
				$1.8~V \leq V_{\text{DD}} < 2.7~V$			-7.0	mA
				$1.6~V \leq V_{\text{DD}} < 1.8~V$			-3.0	mA
		loн2 Per p	Per pin for P20 and P21	$1.6~V \leq V_{\text{DD}} \leq 5.5~V$			-0.1 <sup>Note 2</sup>	mA
			Total of all pins (When duty = 70% <sup>Note 3</sup> )	$1.6~V \leq V_{\text{DD}} \leq 5.5~V$			-0.2	mA

- Notes 1. Value of the current at which the device operation is guaranteed even if the current flows from the V<sub>DD</sub> pin to an output pin
  - 2. Do not exceed the total current value.
  - **3.** Output current value under conditions where the duty factor  $\leq$  70%.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = (IOH × 0.7)/(n × 0.01)
- <Example> Where n = 80% and IoH = -90.0 mA

Total output current of pins =  $(-90.0 \times 0.7)/(80 \times 0.01) \approx -78.75$  mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

# Caution P00, P04 to P07, P16, P17, P35, P42 to P44, P46, P47, P53 to P56, and P130 do not output high level in N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



(1/2)

#### 2.3.2 Supply current characteristics

(TA = -40 to +85°C, 1.6 V  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V)


Parameter	Symbol			Conditions	•		MIN.	TYP.	MAX.	Uni
Supply	DD1	Operating	HS (high-	fHOCO = 48 MHz <sup>Note 3</sup> ,	Basic	V <sub>DD</sub> = 5.0 V		2.0		mA
current <sup>Note</sup>		mode	speed main) mode <sup>Note 5</sup>	f⊪ = 24 MHz <sup>Note 3</sup>	operation	V <sub>DD</sub> = 3.0 V		2.0		mA
			mode		Normal	V <sub>DD</sub> = 5.0 V		3.8	6.5	mA
					operation	V <sub>DD</sub> = 3.0 V		3.8	6.5	mA
				fHOCO = 24 MHz <sup>Note 3</sup> ,	Basic	V <sub>DD</sub> = 5.0 V		1.7		mA
				fı⊩ = 24 MHz <sup>Note 3</sup>	operation	V <sub>DD</sub> = 3.0 V		1.7		mA
					Normal	V <sub>DD</sub> = 5.0 V		3.6	6.1	mA
					operation	V <sub>DD</sub> = 3.0 V		3.6	6.1	m/
				fносо = 16 MHz <sup>Note 3</sup> ,	Normal	V <sub>DD</sub> = 5.0 V		2.7	4.7	m/
				f⊪ = 16 MHz <sup>Note 3</sup>	operation	V <sub>DD</sub> = 3.0 V		2.7	4.7	m/
			LS (low-	fносо = 8 MHz <sup>Note 3</sup> , N	Normal	V <sub>DD</sub> = 3.0 V		1.2	2.1	m/
			speed main) mode <sup>Note 5</sup>	$f_{H} = 8 \text{ MHz}^{Note 3}$	operation	V <sub>DD</sub> = 2.0 V		1.2	2.1	m/
			mode <sup>Note 5</sup>	n) $f_{\rm H} = 4 \text{ MHz}^{\text{Note 3}}$ opera	Normal	V <sub>DD</sub> = 3.0 V		1.2	1.8	m/
					operation	V <sub>DD</sub> = 2.0 V		1.2	1.8	m/
			HS (high- speed main) mode <sup>Note 5</sup>	$f_{MX} = 20 \text{ MHz}^{\text{Note 2}},$	Normal	Square wave input		3.0	5.1	m
				V <sub>DD</sub> = 5.0 V	operation	Resonator connection		3.2	5.2	m.
				$f_{MX} = 20 \text{ MHz}^{\text{Note 2}},$	Normal	Square wave input		2.9	5.1	m
				V <sub>DD</sub> = 3.0 V	operation	Resonator connection		3.2	5.2	m
			$f_{MX} = 16 \text{ MHz}^{\text{Note 2}},$	Normal	Square wave input		2.5	4.4	m	
			V <sub>DD</sub> = 5.0 V	operation	Resonator connection		2.7	4.5	m	
			$f_{MX} = 16 \text{ MHz}^{\text{Note 2}},$	· · · ·	Square wave input		2.5	4.4	m	
				V <sub>DD</sub> = 3.0 V	operation	Resonator connection		2.7	4.5	m
				· · ·	Normal	Square wave input		1.9	3.0	m
				V <sub>DD</sub> = 5.0 V	operation	Resonator connection		1.9	3.0	m
				$f_{MX} = 10 \text{ MHz}^{\text{Note 2}},$	Normal	Square wave input		1.9	3.0	m
				V <sub>DD</sub> = 3.0 V	operation	Resonator connection		1.9	3.0	m
			LS (low-	$f_{MX} = 8 \text{ MHz}^{\text{Note 2}},$	Normal	Square wave input		1.1	2.0	m
			speed main) mode <sup>Note 5</sup>	V <sub>DD</sub> = 3.0 V	operation	Resonator connection		1.1	2.0	m
			mode	$f_{MX} = 8 \text{ MHz}^{\text{Note 2}},$	Normal	Square wave input		1.1	2.0	m
				V <sub>DD</sub> = 2.0 V	operation	Resonator connection		1.1	2.0	m
			Subsystem	fsuв = 32.768 kHz <sup>Note</sup>	Normal	Square wave input		4.0	5.4	μ
			clock operation	⁴, T <sub>A</sub> = −40°C	operation	Resonator connection		4.3	5.4	μ
				fsue = 32.768 kHz <sup>Note</sup>	Normal	Square wave input		4.0	5.4	μ
				<sup>4</sup> , T <sub>A</sub> = +25°C	operation	Resonator connection		4.3	5.4	μ
				f <sub>SUB</sub> = 32.768 kHz <sup>Note</sup>	Normal	Square wave input		4.1	7.1	μ
			<sup>4</sup> , T <sub>A</sub> = +50°C	operation	Resonator connection		4.4	7.1	μ	
				fsuв = 32.768 kHz <sup>Note</sup>	Normal	Square wave input		4.3	8.7	μ
			⁴, T <sub>A</sub> = +70°C	operation	Resonator connection		4.7	8.7	μ	
				fs∪в = 32.768 kHz <sup>Note</sup>	Normal	Square wave input		4.7	12.0	μ
				4	operation	Resonator connection		5.2	12.0	μ/

(Notes and Remarks are listed on the next page.)



#### 2.5 Peripheral Functions Characteristics

#### **AC Timing Test Points**



#### 2.5.1 Serial array unit

#### (1) During communication at same potential (UART mode) (T<sub>A</sub> = -40 to +85°C, 1.6 V $\leq$ V<sub>DD</sub> $\leq$ 5.5 V, V<sub>SS</sub> = 0 V)

Parameter	Symbol	Conditions			`	S (low-speed L main) Mode		LV (low-voltage main) Mode	
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate <sup>Note</sup>		$2.4 \ V \le V_{\text{DD}} \le 5.5 \ V$		fмск/6		fмск/6		fмск/6	bps
1		Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 2}$		4.0		1.3		0.6	Mbps
		$1.8~V \le V_{DD} \le 5.5~V$		-		fмск/6		fмск/6	bps
		Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 2}$		_		1.3		0.6	Mbps
		$1.6 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$		-		-		fмск/6	bps
		Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 2}$		_		_		0.6	Mbps


Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

2. The maximum operating frequencies of the CPU/peripheral hardware clock (fclk) are:

HS (high-speed main) mode:	24 MHz (2.7 V $\leq$ VDD $\leq$ 5.5 V)
	16 MHz (2.4 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V)
LS (low-speed main) mode:	8 MHz (1.8 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V)
LV (low-voltage main) mode:	4 MHz (1.6 V $\leq$ VDD $\leq$ 5.5 V)

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).


#### UART mode connection diagram (during communication at same potential)






- Notes 1. The value must also be equal to or less than  $f_{MCK}/4$ .
  - 2. Set the fmck value to keep the hold time of SCLr = "L" and SCLr = "H".
  - 3. Condition in the HS (high-speed main) mode
- Caution Select the normal input buffer and the N-ch open drain output (VDD tolerance) mode for the SDAr pin and the normal output mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg).

#### Simplified I<sup>2</sup>C mode connection diagram (during communication at same potential)



#### Simplified I<sup>2</sup>C mode serial transfer timing (during communication at same potential)



- **Remarks 1.** R<sub>b</sub>[Ω]: Communication line (SDAr) pull-up resistance, C<sub>b</sub>[F]: Communication line (SDAr, SCLr) load capacitance
  - **2.** r: IIC number (r = 00, 10), g: PIM and POM number (g = 0, 1)

<R>

fMCK: Serial array unit operation clock frequency
 (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number (m = 0),
 n: Channel number (n = 0-3), mn = 00-03, 10-13)



#### (5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2)

Parameter	Symbol		Conditions		HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
					MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate Reception	Reception		$\label{eq:V_delta_b} \begin{split} V &\leq V_{\text{DD}} \leq 5.5 \ \text{V}, \\ V &\leq V_{\text{b}} \leq 4.0 \ \text{V} \end{split}$		fмск/6 <sup>Note</sup> 1		fмск/6 <sup>Note</sup> 1		fмск/6 <sup>Note</sup> 1	bps	
				Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 3}$		4.0		1.3		0.6	Mbps
				$\label{eq:V_DD} \begin{array}{l} V \leq V_{DD} < 4.0 \ V, \\ V \leq V_b \leq 2.7 \ V \end{array}$		fмск/6 <sup>Note</sup> 1		fмск/6 <sup>Note</sup> 1		fмск/6 <sup>Note</sup> 1	bps
				Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 3}$		4.0		1.3		0.6	Mbps
			V,	$V (2.4 V^{Note 4}) \le V_{DD} < 3.3$ $V \le V_b \le 2.0 V$		fмск/6 Note s1, 2		fмск/6 Notes 1, 2		fмск/6 Notes 1, 2	bps
				Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 3}$		4.0		1.3		0.6	Mbps

#### $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

Notes 1. Transfer rate in SNOOZE mode is 4800 bps only.

 $\textbf{2. Use it with } V_{\text{DD}} \geq V_{\text{b}}.$ 

3. The maximum operating frequencies of the CPU/peripheral hardware clock (fcLk) are:

HS (high-speed main) mode:	24 MHz (2.7 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V)
	16 MHz (2.4 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V)
LS (low-speed main) mode:	8 MHz (1.8 V $\leq$ VDD $\leq$ 5.5 V)
LV (low-voltage main) mode:	4 MHz (1.6 V $\leq$ VDD $\leq$ 5.5 V)

- 4. Condition in the HS (high-speed main) mode
- Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (Vbb tolerance) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VH and VL, see the DC characteristics with TTL input buffer selected.
- **Remarks 1.** Vb[V]: Communication line voltage
  - 2. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 3)
  - fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)



- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
  - 2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (V<sub>DD</sub> tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V<sub>IH</sub> and V<sub>IL</sub>, see the DC characteristics with TTL input buffer selected.
- **Remarks 1.** R<sub>b</sub>[Ω]: Communication line (SCKp, SOp) pull-up resistance, C<sub>b</sub>[F]: Communication line (SCKp, SOp) load capacitance, V<sub>b</sub>[V]: Communication line voltage
  - p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0),
    g: PIM and POM number (g = 1)
  - **3.** fMCK: Serial array unit operation clock frequency
     (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))
  - 4. This specification is valid only when CSI00's peripheral I/O redirect function is not used.



## 2.5.2 Serial interface IICA

#### (1) I<sup>2</sup>C standard mode (1/2)

### (TA = -40 to +85°C, 1.6 V $\leq$ VDD $\leq$ 5.5 V, Vss = 0 V)

Parameter	Symbol	Conditions			HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
SCLA0 clock	fsc∟	Normal	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	0	100	0	100	0	100	kHz	
frequency		mode: fcικ ≥ 1 MHz	$\begin{array}{l} 1.8 \ V \ (2.4 \ V^{\text{Note 3}}) \leq \\ V_{\text{DD}} \leq 5.5 \ V \end{array}$	0	100	0	100	0	100	kHz	
			$1.6~V \leq V_{\text{DD}} \leq 5.5~V$	_	_	_	_	0	100	kHz	
Setup time of restart condition	tsu:sta	$2.7 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$		4.7		4.7		4.7		μs	
		$1.8~V~(2.4~V^{\text{Note 3}}) \leq V_{\text{DD}} \leq 5.5~V$		4.7		4.7		4.7		μs	
		$1.6 V \le V_{DD}$	$1.6~V \leq V_{\text{DD}} \leq 5.5~V$		-	_	_	4.7		μs	
Hold time <sup>Note 1</sup>	thd:sta	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$		4.0		4.0		4.0		μs	
		$1.8 \text{ V} (2.4 \text{ V}^{\text{Note 3}}) \le \text{V}_{\text{DD}} \le 5.5 \text{ V}$		4.0		4.0		4.0		μs	
		$1.6 V \le V_{DD}$	≤ 5.5 V	_	_	_	-	4.0		μs	
Hold time when	<b>t</b> LOW	$2.7 \text{ V} \leq \text{V}_{\text{DD}}$	≤5.5 V	4.7		4.7		4.7		μs	
SCLA0 = "L"		1.8 V (2.4 V	Note 3) $\leq$ Vdd $\leq$ 5.5 V	4.7		4.7		4.7		μs	
		$1.6 V \le V_{DD}$	≤ 5.5 V	_	_	_	-	4.7		μs	
Hold time when	<b>t</b> HIGH	$2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$		4.0		4.0		4.0		μs	
SCLA0 = "H"		1.8 V (2.4 V	Note 3) $\leq$ Vdd $\leq$ 5.5 V	4.0		4.0		4.0		μs	
		1.6 V ≤ V <sub>DD</sub> ≤	≤ 5.5 V	_	_	_	_	4.0		μs	

(Notes, Caution and Remark are listed on the next page.)



### (1) I<sup>2</sup>C standard mode (2/2)

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{V}_{DD} \le$	5.5 V, Vss = 0 V)
---	-------------------

Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Data setup time	tsu:dat	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	250		250		250		ns
(reception)		$1.8 \text{ V} (2.4 \text{ V}^{\text{Note 3}}) \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	250		250		250		ns
		$1.6~V \le V_{\text{DD}} \le 5.5~V$	Ι	_	_	-	250		ns
Data hold time	thd:dat	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	0	3.45	0	3.45	0	3.45	μs
(transmission) <sup>Note 2</sup>		$1.8 \text{ V} (2.4 \text{ V}^{\text{Note 3}}) \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	0	3.45	0	3.45	0	3.45	μs
		$1.6~V \le V_{\text{DD}} \le 5.5~V$	I	_	_	-	0	3.45	μs
Setup time of stop	tsu:sto	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	4.0		4.0		4.0		μs
condition		$1.8~V~(2.4~V^{\text{Note 3}}) \leq V_{\text{DD}} \leq 5.5~V$	4.0		4.0		4.0		μs
		$1.6~V \le V_{\text{DD}} \le 5.5~V$	-	_	_	_	4.0		μs
Bus-free time	<b>t</b> BUF	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	4.7		4.7		4.7		μs
		$1.8~V~(2.4~V^{\text{Note 3}}) \leq V_{\text{DD}} \leq 5.5~V$	4.7		4.7		4.7		μs
		$1.6~V \le V_{\text{DD}} \le 5.5~V$	-	_	_	_	4.7		μs

**Notes 1.** The first clock pulse is generated after this period when the start/restart condition is detected.

2. The maximum value (MAX.) of the:DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

- 3. Condition in HS (high-speed main) mode
- Caution The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.
- **Remark** The maximum value of  $C_b$  (communication line capacitance) and the value of  $R_b$  (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode:  $C_b$  = 400 pF,  $R_b$  = 2.7 k $\Omega$ 



#### **Notes 1.** Excludes quantization error ( $\pm 1/2$ LSB).

- 2. This value is indicated as a ratio (%FSR) to the full-scale value.
- When AV<sub>REFP</sub> < V<sub>DD</sub>, the MAX. values are as follows.
   Overall error: Add ±4 LSB to the MAX. value when AV<sub>REFP</sub> = V<sub>DD</sub>.
   Zero-scale error/Full-scale error: Add ±0.2%FSR to the MAX. value when AV<sub>REFP</sub> = V<sub>DD</sub>.
   Integral linearity error/ Differential linearity error: Add ±2 LSB to the MAX. value when AV<sub>REFP</sub> = V<sub>DD</sub>.
   Values when the conversion time is set to 57 μs (min.) and 95 μs (max.).
- 5. See 2.6.2 Temperature sensor/internal reference voltage characteristics.
- (2) When reference voltage (+) = V<sub>DD</sub> (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = V<sub>ss</sub> (ADREFM = 0), target pins: ANI0, ANI1, ANI16 to ANI25, internal reference voltage, and temperature sensor output voltage

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V}, \text{ Reference voltage (+)} = \text{V}_{DD}, \text{ Reference voltage (-)} = \text{V}_{SS})$ 

Parameter	Symbol	Co	nditions	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error <sup>Notes 1, 2</sup>	AINL	10-bit resolution	$1.8~V \leq V_{\text{DD}} \leq 5.5~V$		1.2	±7.0	LSB
			$1.6~V \leq V_{\text{DD}} \leq 5.5~V^{\text{Note 3}}$		1.2	±10.5	LSB
Conversion time	<b>t</b> CONV	10-bit resolution	$3.6~V \leq V_{\text{DD}} \leq 5.5~V$	2.125		39	μs
		Target pin:	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	3.1875		39	μs
		ANI0, ANI1, ANI16 to ANI25 <sup>Note 3</sup>	$1.8~V \leq V_{\text{DD}} \leq 5.5~V$	17		39	μs
			$1.6~V \leq V_{\text{DD}} \leq 5.5~V$	57		95	μs
		10-bit resolution	$3.6~V \leq V_{\text{DD}} \leq 5.5~V$	2.375		39	μs
		Target pin: Internal reference voltage, and temperature sensor output voltage (HS (high-speed main) mode)	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	3.5625		39	μs
			$2.4 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	17		39	μs
Zero-scale error <sup>Notes 1, 2</sup>	Ezs	10-bit resolution	$1.8~V \leq V_{\text{DD}} \leq 5.5~V$			±0.60	%FSR
			$1.6~V \leq V_{\text{DD}} \leq 5.5~V^{\text{Note 3}}$			±0.85	%FSR
Full-scale errorNotes 1, 2	Ers	10-bit resolution	$1.8~V \leq V_{\text{DD}} \leq 5.5~V$			±0.60	%FSR
			$1.6~V \leq V_{\text{DD}} \leq 5.5~V^{\text{Note 3}}$			±0.85	%FSR
Integral linearity error <sup>Note 1</sup>	ILE	10-bit resolution	$1.8~V \leq V_{\text{DD}} \leq 5.5~V$			±4.0	LSB
			$1.6~V \leq V_{\text{DD}} \leq 5.5~V^{\text{Note 3}}$			±6.5	LSB
Differential linearity error Note	DLE	10-bit resolution	$1.8~V \leq V_{\text{DD}} \leq 5.5~V$			±2.0	LSB
1			$1.6~V \leq V_{\text{DD}} \leq 5.5~V^{\text{Note 3}}$			±2.5	LSB
Analog input voltage	VAIN	ANI0, ANI1, ANI16 to A	NI25	0		Vdd	V
		Internal reference voltage (2.4 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V, HS	V <sub>BGR</sub> Note 4			V	
		Temperature sensor ou (2.4 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V, HS	tput voltage S (high-speed main) mode))	VTMPS25 <sup>Note 4</sup>		4	V

**Notes 1.** Excludes quantization error ( $\pm 1/2$  LSB).

- **2.** This value is indicated as a ratio (%FSR) to the full-scale value.
- 3. Values when the conversion time is set to 57  $\mu$ s (min.) and 95  $\mu$ s (max.).
- 4. See 2.6.2 Temperature sensor/internal reference voltage characteristics.



## 2.6.3 Comparator characteristics

Parameter	Symbol	Co	nditions	MIN.	TYP.	MAX.	Unit
Input voltage range	lvref			0		V <sub>DD</sub> – 1.4	V
	lvcmp			-0.3		V <sub>DD</sub> + 0.3	V
Output delay td	td	$V_{DD}$ = 3.0 V Input slew rate > 50 mV/ $\mu$ s	Comparator high-speed mode, standard mode			1.2	μs
			Comparator high-speed mode, window mode			2.0	μs
			Comparator low-speed mode, standard mode		3.0	5.0	μs
High-electric-potential reference voltage	VTW+	Comparator high-speed mod window mode	e,	0.66VDD	0.76Vdd	0.86Vdd	V
Low-electric-potential reference voltage	VTW-	Comparator high-speed mod window mode	e,	0.14Vdd	0.24VDD	0.34Vdd	V
Operation stabilization wait time	tсмр						μs
Internal reference output voltage <sup>Note</sup>	Vbgr	2.4 V $\leq$ V_{DD} $\leq$ 5.5 V, HS (high	n-speed main) mode	1.38	1.45	1.50	V

#### (TA = -40 to +85°C, 1.6 V $\leq$ VDD $\leq$ 5.5 V, Vss = 0 V )


**Note** Cannot be used in LS (low-speed main) mode, LV (low-voltage main) mode, subsystem clock operation, and STOP mode.

## 2.6.4 POR circuit characteristics

#### $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VPOR	When power supply rises		1.51	1.55	V
	VPDR	When power supply falls	1.46	1.50	1.54	V
Minimum pulse width <sup>Note</sup>	Tpw		300			μs

**Note** This is the time required for the POR circuit to execute a reset operation when V<sub>DD</sub> falls below V<sub>PDR</sub>. When the microcontroller enters STOP mode and when the main system clock (f<sub>MAIN</sub>) has been stopped by setting bit 0 (HIOSTOP) and bit 7 (MSTOP) of the clock operation status control register (CSC), this is the time required for the POR circuit to execute a reset operation between when V<sub>DD</sub> falls below 0.7 V and when V<sub>DD</sub> rises to V<sub>POR</sub> or higher.





#### LVD Detection Voltage of Interrupt & Reset Mode

(TA = -40 to +85°C, VPDR  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V)

Parameter	Symbol		Conc	litions	MIN.	TYP.	MAX.	Unit
Interrupt and reset	VLVD13	Vpoc2, Vf	POC1, VPOC0 = 0, 0, 0,	falling reset voltage	1.60	1.63	1.66	V
mode	VLVD12	Ľ	VIS1, LVIS0 = 1, 0	Rising release reset voltage	1.74	1.77	1.81	V
				Falling interrupt voltage	1.70	1.73	1.77	V
	VLVD11	Ľ	VIS1, LVIS0 = 0, 1	Rising release reset voltage	1.84	1.88	1.91	V
				Falling interrupt voltage	1.80	1.84	1.87	V
	VLVD4	Ľ	VIS1, LVIS0 = 0, 0	Rising release reset voltage	2.86	2.92	2.97	V
				Falling interrupt voltage	2.80	2.86	2.91	V
	VLVD11	VPOC2, VF	POC1, VPOC0 = 0, 0, 1,	falling reset voltage	1.80	1.84	1.87	V
	VLVD10	Ľ	VIS1, LVIS0 = 1, 0	Rising release reset voltage	1.94	1.98	2.02	V
				Falling interrupt voltage	1.90	1.94	1.98	V
	VLVD9	Ľ	VIS1, LVIS0 = 0, 1	Rising release reset voltage	2.05	2.09	2.13	V
				Falling interrupt voltage	2.00	2.04	2.08	V
	VLVD2	Ľ	VIS1, LVIS0 = 0, 0	Rising release reset voltage	3.07	3.13	3.19	V
·				Falling interrupt voltage	3.00	3.06	3.12	V
	VLVD8	VPOC2, VF	VPOC2, VPOC1, VPOC0 = 0, 1, 0, falling reset voltage			2.45	2.50	V
	VLVD7	Ľ	VIS1, LVIS0 = 1, 0	Rising release reset voltage	2.56	2.61	2.66	V
		LVIST, LVISU - 1, U	Falling interrupt voltage	2.50	2.55	2.60	V	
	VLVD6	Ľ	VIS1, LVIS0 = 0, 1	Rising release reset voltage	2.66	2.71	2.76	V
				Falling interrupt voltage	2.60	2.65	2.70	V
	VLVD1	Ľ	VIS1, LVIS0 = 0, 0	Rising release reset voltage	3.68	3.75	3.82	V
				Falling interrupt voltage	3.60	3.67	3.74	V
	VLVD5	VPOC2, VF	POC1, VPOC0 = 0, 1, 1,	falling reset voltage	2.70	2.75	2.81	V
	VLVD4	Ľ	VIS1, LVIS0 = 1, 0	Rising release reset voltage	2.86	2.92	2.97	V
				Falling interrupt voltage	2.80	2.86	2.91	V
	VLVD3	Ľ	VIS1, LVIS0 = 0, 1	Rising release reset voltage	2.96	3.02	3.08	V
				Falling interrupt voltage	2.90	2.96	3.02	V
	VLVD0	Ľ	VIS1, LVIS0 = 0, 0	Rising release reset voltage	3.98	4.06	4.14	V
				Falling interrupt voltage	3.90	3.98	4.06	V

#### 2.6.6 Supply voltage rising slope characteristics

#### $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
VDD rising slope	SVDD				54	V/ms

Caution Make sure to keep the internal reset state by the LVD circuit or an external reset until V<sub>DD</sub> reaches the operating voltage range shown in 2.4 AC Characteristics.



#### 3.1 Absolute Maximum Ratings

Absolute	Maximum	Ratings	(1/3	)

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	VDD		–0.5 to +6.5	V
REGC pin input voltage	VIREGC	REGC	-0.3 to +2.8 and -0.3 to $V_{\rm DD}$ +0.3 $^{Note1}$	V
Input voltage	VI1	P00 to P07, P10 to P17, P20 to P27, P30 to P35, P40 to P47, P50 to P57, P60, P61, P70 to P77, P121 to P127, P130, P137	-0.3 to V <sub>DD</sub> +0.3 <sup>Note 2</sup>	V
	V <sub>12</sub>	P60 and P61 (N-ch open-drain)	-0.3 to +6.5	V
	VI3	EXCLK, EXCLKS, RESET	-0.3 to V <sub>DD</sub> +0.3 <sup>Note 2</sup>	V
Output voltage	V <sub>01</sub>	P00 to P07, P10 to P17, P20 to P27, P30 to P35, P40 to P47, P50 to P57, P60, P61, P70 to P77, P121 to P127, P130, P137	-0.3 to V <sub>DD</sub> +0.3 <sup>Note 2</sup>	V
Analog input voltage	Vaii	ANI0, ANI1, ANI16 to ANI26	$-0.3$ to $V_{\text{DD}}$ +0.3 and $-0.3$ to $AV_{\text{REF}(*)}$ +0.3 $^{\text{Notes 2, 3}}$	V

- **Notes 1.** Connect the REGC pin to Vss via a capacitor (0.47 to 1  $\mu$ F). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.
  - 2. Must be 6.5 V or lower.
  - **3.** Do not exceed  $AV_{REF(+)}$  + 0.3 V in case of A/D conversion target pin.
- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- **Remarks 1.** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
  - **2.**  $AV_{REF(+)}$ : + side reference voltage of the A/D converter.
  - 3. Vss: Reference voltage



#### 3.3 DC Characteristics

#### 3.3.1 Pin characteristics

#### $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

	Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
	Output current, Iонт high <sup>Note 1</sup>		Per pin for P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P70 to P77, P125 to P127, P130	$2.4~V \leq V_{\text{DD}} \leq 5.5~V$			-3.0 <sup>Note 2</sup>	mA
<r></r>			Total of P00 to P07, P10 to P17,	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			-45.0	mA
			P22 to P27, P30 to P35, P40 to P47, P50	$2.7~V \leq V_{\text{DD}} < 4.0~V$			-15.0	mA
		to P57, P70 to P77, P125 to P127, P130 (When duty = 70% <sup>Note 3</sup> )	$2.4 \text{ V} \leq \text{V}_{\text{DD}} < 2.7 \text{ V}$			-7.0	mA	
	Іон2		Per pin for P20 and P21	$2.4~V \leq V_{\text{DD}} \leq 5.5~V$			-0.1 <sup>Note 2</sup>	mA
			Total of all pins (When duty = 70% <sup>Note 3</sup> )	$2.4~V \leq V_{\text{DD}} \leq 5.5~V$			-0.2	mA

- Notes 1. Value of the current at which the device operation is guaranteed even if the current flows from the V<sub>DD</sub> pin to an output pin
  - 2. Do not exceed the total current value.
  - 3. Output current value under conditions where the duty factor  $\leq$  70%.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins =  $(I_{OH} \times 0.7)/(n \times 0.01)$
- <Example> Where n = 80% and IoH = -45.0 mA

Total output current of pins =  $(-45.0 \times 0.7)/(80 \times 0.01) = -39.375$  mA


However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

## Caution P00, P04 to P07, P16, P17, P35, P42 to P44, P46, P47, P53 to P56, and P130 do not output high level in N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.


Aug 12, 2016







CSI mode connection diagram (during communication at same potential)

CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)





**2.** m: Unit number, n: Channel number (mn = 00, 02)



#### RL78/L13 3. ELECTRICAL SPECIFICATIONS (G: INDUSTRIAL APPLICATIONS TA = -40 to +105°C)

#### 3.6.3 Comparator

Parameter	Symbol	Co	nditions	MIN.	TYP.	MAX.	Unit
Input voltage range	lvref			0		V <sub>DD</sub> – 1.4	V
	lvcmp			-0.3		V <sub>DD</sub> + 0.3	V
Output delay	td	$V_{DD}$ = 3.0 V Input slew rate > 50 mV/ $\mu$ s	Comparator high-speed mode, standard mode			1.2	μs
			Comparator high-speed mode, window mode			2.0	μs
			Comparator low-speed mode, standard mode		3.0	5.0	μs
High-electric-potential reference voltage	VTW+	Comparator high-speed mode window mode	9,	0.66Vdd	0.76Vdd	0.86Vdd	V
Low-electric-potential reference voltage	VTW–	Comparator high-speed mode window mode	9,	0.14Vdd	0.24V <sub>DD</sub>	0.34Vdd	V
Operation stabilization wait time	tсмр			100			μs
Internal reference output voltage <sup>Note</sup>	Vbgr	2.4 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V, HS (high-	.4 V $\leq$ V_{DD} $\leq$ 5.5 V, HS (high-speed main) mode			1.50	V

#### (TA = -40 to +105°C, 2.4 V $\leq$ VDD $\leq$ 5.5 V, Vss = 0 V)


Note Cannot be used in subsystem clock operation and STOP mode.

#### 3.6.4 POR circuit characteristics

#### $(T_A = -40 \text{ to } +105^{\circ}\text{C}, \text{ Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VPOR	When power supply rises		1.51	1.57	V
	VPDR	When power supply falls	1.44	1.50	1.56	V
Minimum pulse width <sup>Note</sup>	TPW		300			μs

**Note** This is the time required for the POR circuit to execute a reset operation when V<sub>DD</sub> falls below V<sub>PDR</sub>. When the microcontroller enters STOP mode and when the main system clock (f<sub>MAIN</sub>) has been stopped by setting bit 0 (HIOSTOP) and bit 7 (MSTOP) of the clock operation status control register (CSC), this is the time required for the POR circuit to execute a reset operation between when V<sub>DD</sub> falls below 0.7 V and when V<sub>DD</sub> rises to V<sub>POR</sub> or higher.





#### 3.6.5 LVD circuit characteristics

### LVD Detection Voltage of Reset Mode and Interrupt Mode

(TA = -40 to +105°C, VPDR  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V)

	Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection	Supply voltage level	VLVD0	When power supply rises	3.90	4.06	4.22	V
voltage			When power supply falls	3.83	3.98	4.13	V
		VLVD1	When power supply rises	3.60	3.75	3.90	V
			When power supply falls	3.53	3.67	3.81	V
		VLVD2	When power supply rises	3.01	3.13	3.25	V
			When power supply falls	2.94	3.06	3.18	V
	VLVD3	When power supply rises	2.90	3.02	3.14	V	
		When power supply falls	2.85	2.96	3.07	V	
		VLVD4	When power supply rises	2.81	2.92	3.03	V
			When power supply falls	2.75	2.86	2.97	V
		VLVD5	When power supply rises	2.71	2.81	2.92	V
			When power supply falls	2.64	2.75	2.86	V
		VLVD6	When power supply rises	2.61	2.71	2.81	V
			When power supply falls	2.55	2.65	2.75	V
		VLVD7	When power supply rises	2.51	2.61	2.71	V
			When power supply falls	2.45	2.55	2.65	V
Minimum pu	Ilse width	t∟w		300			μs
Detection de	elay time					300	μs

#### LVD Detection Voltage of Interrupt & Reset Mode

#### (TA = -40 to +105°C, VPDR $\leq$ VDD $\leq$ 5.5 V, Vss = 0 V)

Parameter	Symbol	Con	ditions	MIN.	TYP.	MAX.	Unit
Interrupt and reset	VLVD5	VPOC2, VPOC1, VPOC0 = 0, 1, 1,	/POC2, VPOC1, VPOC0 = 0, 1, 1, falling reset voltage			2.86	V
mode V <sub>LVD4</sub>	LVIS1, LVIS0 = 1, 0	Rising release reset voltage	2.81	2.92	3.03	V	
			Falling interrupt voltage	2.75	2.86	2.97	V
	VLVD3	LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.90	3.02	3.14	V
			Falling interrupt voltage	2.85	2.96	3.07	V
	VLVD0	LVIS1, LVIS0 = 0, 0	Rising release reset voltage	3.90	4.06	4.22	V
			Falling interrupt voltage	3.83	3.98	4.13	V

#### 3.6.6 Supply voltage rise time

#### $(T_A = -40 \text{ to } +105^{\circ}\text{C}, \text{ Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
V <sub>DD</sub> rise slope	SVDD				54	V/ms

Caution Make sure to keep the internal reset state by the LVD circuit or an external reset until V<sub>DD</sub> reaches the operating voltage range shown in 3.4 AC Characteristics.




#### 3.8 RAM Data Retention Characteristics

<R>

#### $(T_A = -40 \text{ to } +105^{\circ}\text{C})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR		1.44 <sup>Note</sup>		5.5	V

<R> Note This depends on the POR detection voltage. For a falling voltage, data in RAM are retained until the voltage reaches the level that triggers a POR reset but not once it reaches the level at which a POR reset is generated.



#### 3.9 Flash Memory Programming Characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
System clock frequency	fclк	$2.4 \text{ V} \leq \text{V}\text{DD} \leq 5.5 \text{ V}$	1		24	MHz
Number of code flash rewrites <sup>Note 1, 2, 3</sup>	Cerwr	Retained for 20 years $T_A = 85^{\circ}C^{Note 4}$	1,000			Times
Number of data flash rewrites <sup>Note 1, 2, 3</sup>		Retained for 1 year T <sub>A</sub> = 25°C		1,000,000		-
		Retained for 5 years T <sub>A</sub> = 85°C <sup>Note 4</sup>	100,000			
		Retained for 20 years T <sub>A</sub> = 85°C <sup>Note 4</sup>	10,000			

**Notes 1.** 1 erase + 1 write after the erase is regarded as 1 rewrite. The retaining years are until next rewrite after the rewrite.

- 2. When using flash memory programmer and Renesas Electronics self programming library
- 3. This characteristic indicates the flash memory characteristic and based on Renesas Electronics reliability test.
- 4. This temperature is the average value at which data are retained.

**Remark** When updating data multiple times, use the flash memory as one for updating data.

#### 3.10 Dedicated Flash Memory Programmer Communication (UART)

#### $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		During serial programming	115,200		1,000,000	bps




## 4. PACKAGE DRAWINGS

#### 4.1 64-pin Products

R5F10WLAAFA, R5F10WLCAFA, R5F10WLDAFA, R5F10WLEAFA, R5F10WLFAFA, R5F10WLGAFA





#### NOTE

Each lead centerline is located within 0.13 mm of its true position at maximum material condition.

©2012 Renesas Electronics Corporation. All rights reserved.

ZE

1.125



#### Notice 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits software or information 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product. 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc. "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc. Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics. 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, lease evaluate the safety of the final products or systems manufactured by you 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations. 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics

products.

#### 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.

- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Refer to "http://www.renesas.com/" for the latest and detailed information.

## RENESAS

#### SALES OFFICES

## Renesas Electronics Corporation

http://www.renesas.com

Renesas Electronics America Inc. 2801 Scott Boulevard Santa Clara, CA 95050-2549, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130 Renesas Electronics Canada Limited 9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3 Tel: +1-905-237-2004 **Renesas Electronics Europe Limited** Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900 Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, German Tel: +49-211-6503-0, Fax: +49-211-6503-1327 Renesas Electronics (China) Co., Ltd. Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tel: +88-10-8235-1155, Fax: +88-10-8235-7679 Renesas Electronics (Shanghai) Co., Ltd. Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333 Tei: +86-21-2226-0888, Fax: +86-21-2226-0999 Renesas Electronics Hong Kong Limited Non-case Lectronics nong roug Limited Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +852-2265-6688, Fax: +852 2886-9022 Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan Tel: +886-2-8175-9600, Fax: +886 2-8175-9670 Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949 Tel: +55-631-30200, Fax: +65-6213-0300 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia +60-3-7955-9390, Fax: +60-3-7955-9510 Renesas Electronics Malaysia Sdn.Bhd. Unit 1207. Block B. Menara Amcorp. Amco Renesas Electronics India Pvt. Ltd. No.777C, 100 Feet Road, HAL II Stage, Indiranagar, Bangalore, India Tel: +91-80-67208700, Fax: +91-80-67208777 Renesas Electronics Korea Co., Ltd. 12F., 234 Teheran-ro, Gangnam-Gu, Seoul, 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141