



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"


Details

| | |
|----------------------------|---|
| Product Status | Obsolete |
| Core Processor | RL78 |
| Core Size | 16-Bit |
| Speed | 24MHz |
| Connectivity | CSI, I ² C, LINbus, UART/USART |
| Peripherals | DMA, LCD, LVD, POR, PWM, WDT |
| Number of I/O | 58 |
| Program Memory Size | 64KB (64K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 4K x 8 |
| RAM Size | 4K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.6V ~ 5.5V |
| Data Converters | A/D 12x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 80-LQFP |
| Supplier Device Package | 80-LQFP (14x14) |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10wmeafa-x0 |

1.3 Pin Configuration (Top View)

<R> 1.3.1 64-pin products

- 64-pin plastic LQFP (12 × 12 mm, 0.65 mm pitch)
- 64-pin plastic LFQFP (10 × 10 mm, 0.5 mm pitch)



Caution Connect the REGC pin to VSS via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.

2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). See **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/L13 User's Manual.

(T_A = -40 to +85°C, 1.6 V ≤ V_{DD} ≤ 5.5 V, V_{SS} = 0 V)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|---------------------------------------|------------------|---|---------------------------------|------|------------------------|------|
| Output current, low ^{Note 1} | I _{OL1} | Per pin for P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P70 to P77, P125 to P127, P130 | | | 20.0 ^{Note 2} | mA |
| | | Per pin for P60 and P61 | | | 15.0 ^{Note 2} | mA |
| | | Total of P40 to P47, P130 (When duty = 70% ^{Note 3}) | 4.0 V ≤ V _{DD} ≤ 5.5 V | | 70.0 | mA |
| | | | 2.7 V ≤ V _{DD} < 4.0 V | | 15.0 | mA |
| | | | 1.8 V ≤ V _{DD} < 2.7 V | | 9.0 | mA |
| | | | 1.6 V ≤ V _{DD} < 1.8 V | | 4.5 | mA |
| | | Total of P00 to P07, P10 to P17, P22 to P27, P30 to P35, P50 to P57, P70 to P77, P125 to P127 (When duty = 70% ^{Note 3}) | 4.0 V ≤ V _{DD} ≤ 5.5 V | | 90.0 | mA |
| | | | 2.7 V ≤ V _{DD} < 4.0 V | | 35.0 | mA |
| | | | 1.8 V ≤ V _{DD} < 2.7 V | | 20.0 | mA |
| | | | 1.6 V ≤ V _{DD} < 1.8 V | | 10.0 | mA |
| | | Total of all pins (When duty = 70% ^{Note 3}) | | | 160.0 | mA |
| | I _{OL2} | Per pin for P20 and P21 | | | 0.4 ^{Note 2} | mA |
| | | Total of all pins (When duty = 70% ^{Note 3}) | 1.6 V ≤ V _{DD} ≤ 5.5 V | | 0.8 | mA |

Notes 1. Value of the current at which the device operation is guaranteed even if the current flows from an output pin to the V_{SS} pin

2. Do not exceed the total current value.

3. Output current value under conditions where the duty factor ≤ 70%.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = (I_{OL} × 0.7)/(n × 0.01)

<Example> Where n = 80% and I_{OL} = 70.0 mA

$$\text{Total output current of pins} = (70.0 \times 0.7) / (80 \times 0.01) \cong 61.25 \text{ mA}$$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

Notes 1. Current flowing to V_{DD} .

2. When high speed on-chip oscillator and high-speed system clock are stopped.
3. Current flowing only to the real-time clock 2 (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The value of the current for the RL78 microcontrollers is the sum of the values of either I_{DD1} or I_{DD2} , and I_{RTC} , when the real-time clock 2 operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, I_{FIL} should be added. I_{DD2} subsystem clock operation includes the operational current of real-time clock 2.
4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The value of the current for the RL78 microcontrollers is the sum of the values of either I_{DD1} or I_{DD2} , and I_{TMKA} , when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, I_{FIL} should be added.
5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The current value of the RL78 microcontrollers is the sum of I_{DD1} , I_{DD2} or I_{DD3} and I_{WDT} when the watchdog timer operates.
6. Current flowing only to the A/D converter. The current value of the RL78 microcontrollers is the sum of I_{DD1} or I_{DD2} and I_{ADC} when the A/D converter operates in an operation mode or the HALT mode.
7. Current flowing only to the LVD circuit. The current value of the RL78 microcontrollers is the sum of I_{DD1} , I_{DD2} or I_{DD3} and I_{LVD} when the LVD circuit operates.
8. Current flowing only during data flash rewrite.
9. Current flowing only during self programming.
10. **For shift time to the SNOOZE mode, see 21.3.3 SNOOZE mode in the RL78/L13 User's Manual.**
11. Current flowing only to the comparator circuit. The current value of the RL78 microcontrollers is the sum of I_{DD1} , I_{DD2} or I_{DD3} and I_{CMP} when the comparator circuit operates.
12. Current flowing only to the LCD controller/driver. The value of the current for the RL78 microcontrollers is the sum of the supply current (I_{DD1} or I_{DD2}) and LCD operating current (I_{LCD1} , I_{LCD2} , or I_{LCD3}), when the LCD controller/driver operates in operation mode or HALT mode. However, not including the current flowing into the LCD panel. Conditions of the TYP. value and MAX. value are as follows.
 - Setting 20 pins as the segment function and blinking all
 - Selecting f_{SUB} for system clock when LCD clock = 128 Hz ($LCDC0 = 07H$)
 - Setting four time slices and 1/3 bias
13. Not including the current flowing into the external division resistor when using the external resistance division method.

Remarks 1. f_{IL} : Low-speed on-chip oscillator clock frequency

2. f_{SUB} : Subsystem clock frequency (XT1 clock oscillation frequency)
3. f_{CLK} : CPU/peripheral hardware clock frequency
4. The temperature condition for the TYP. value is $T_A = 25^\circ\text{C}$.


Note Operation is not possible if $1.6\text{ V} \leq V_{DD} < 1.8\text{ V}$ in LV (low-voltage main) mode while the system is operating on the subsystem clock.


Remark f_{MCK} : Timer array unit operation clock frequency

(Operation clock to be set by the CKSmn0, CKSmn1 bits of timer mode register mn (TMRmn)




m: Unit number ($m = 0$), n: Channel number ($n = 0$ to 7))

Minimum Instruction Execution Time during Main System Clock Operation



UART mode bit width (during communication at same potential) (reference)

- Remarks**
1. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 3)
 2. f_{MCK} : Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))

CSI mode connection diagram (during communication at same potential)
CSI mode serial transfer timing (during communication at same potential)
 (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)

CSI mode serial transfer timing (during communication at same potential)
 (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)


- Remarks**
1. p: CSI number (p = 00, 10)
 2. m: Unit number, n: Channel number (mn = 00, 02)

(7) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (1/2)
(T_A = -40 to +85°C, 1.8 V ≤ V_{DD} ≤ 5.5 V, V_{SS} = 0 V)

| Parameter | Symbol | Conditions | | HS (high-speed main) Mode | | LS (low-speed main) Mode | | LV (low-voltage main) Mode | | Unit |
|---|-------------------|--|--|----------------------------|------|----------------------------|------|----------------------------|------|------|
| | | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | |
| SCKp cycle time | t _{KCY1} | t _{KCY1} ≥ 4/f _{CLK} | 4.0 V ≤ V _{DD} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 30 pF, R _b = 1.4 kΩ | 300 | | 1150 | | 1150 | | ns |
| | | | 2.7 V ≤ V _{DD} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 30 pF, R _b = 2.7 kΩ | 500 | | 1150 | | 1150 | | ns |
| | | | 1.8 V (2.4 V ^{Note 1}) ≤ V _{DD} < 3.3 V, 1.6 V ≤ V _b ≤ 1.8 V ^{Note 2} , C _b = 30 pF, R _b = 5.5 kΩ | 1150 | | 1150 | | 1150 | | ns |
| SCKp high-level width | t _{KH1} | | 4.0 V ≤ V _{DD} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 30 pF, R _b = 1.4 kΩ | t _{KCY1} /2 – 75 | | t _{KCY1} /2 – 75 | | t _{KCY1} /2 – 75 | | ns |
| | | | 2.7 V ≤ V _{DD} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 30 pF, R _b = 2.7 kΩ | t _{KCY1} /2 – 170 | | t _{KCY1} /2 – 170 | | t _{KCY1} /2 – 170 | | ns |
| | | | 1.8 V (2.4 V ^{Note 1}) ≤ V _{DD} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V ^{Note 2} , C _b = 30 pF, R _b = 5.5 kΩ | t _{KCY1} /2 – 458 | | t _{KCY1} /2 – 458 | | t _{KCY1} /2 – 458 | | ns |
| SCKp low-level width | t _{KL1} | | 4.0 V ≤ V _{DD} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 30 pF, R _b = 1.4 kΩ | t _{KCY1} /2 – 12 | | t _{KCY1} /2 – 50 | | t _{KCY1} /2 – 50 | | ns |
| | | | 2.7 V ≤ V _{DD} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 30 pF, R _b = 2.7 kΩ | t _{KCY1} /2 – 18 | | t _{KCY1} /2 – 50 | | t _{KCY1} /2 – 50 | | ns |
| | | | 1.8 V (2.4 V ^{Note 1}) ≤ V _{DD} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V ^{Note 2} , C _b = 30 pF, R _b = 5.5 kΩ | t _{KCY1} /2 – 50 | | t _{KCY1} /2 – 50 | | t _{KCY1} /2 – 50 | | ns |
| Slp setup time (to SCKp↑) ^{Note 3} | t _{SIK1} | | 4.0 V ≤ V _{DD} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 30 pF, R _b = 1.4 kΩ | 81 | | 479 | | 479 | | ns |
| | | | 2.7 V ≤ V _{DD} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 30 pF, R _b = 2.7 kΩ | 177 | | 479 | | 479 | | ns |
| | | | 1.8 V (2.4 V ^{Note 1}) ≤ V _{DD} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V ^{Note 2} , C _b = 30 pF, R _b = 5.5 kΩ | 479 | | 479 | | 479 | | ns |
| Slp hold time (from SCKp↑) ^{Note 3} | t _{KH1} | | 4.0 V ≤ V _{DD} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 30 pF, R _b = 1.4 kΩ | 19 | | 19 | | 19 | | ns |
| | | | 2.7 V ≤ V _{DD} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 30 pF, R _b = 2.7 kΩ | 19 | | 19 | | 19 | | ns |
| | | | 1.8 V (2.4 V ^{Note 1}) ≤ V _{DD} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V ^{Note 2} , C _b = 30 pF, R _b = 5.5 kΩ | 19 | | 19 | | 19 | | ns |
| Delay time from SCKp↓ to SOp output ^{Note 3} | t _{KSO1} | | 4.0 V ≤ V _{DD} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 30 pF, R _b = 1.4 kΩ | | 100 | | 100 | | 100 | ns |
| | | | 2.7 V ≤ V _{DD} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 30 pF, R _b = 2.7 kΩ | | 195 | | 195 | | 195 | ns |
| | | | 1.8 V (2.4 V ^{Note 1}) ≤ V _{DD} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V ^{Note 2} , C _b = 30 pF, R _b = 5.5 kΩ | | 483 | | 483 | | 483 | ns |

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)

(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)
(T_A = -40 to +85°C, 1.8 V ≤ V_{DD} ≤ 5.5 V, V_{SS} = 0 V)

| Parameter | Symbol | Conditions | | HS (high-speed main) Mode | | LS (low-speed main) Mode | | LV (low-voltage main) Mode | | Unit |
|---|--|--|------------------------------------|------------------------------|-----------------------------|------------------------------|-----------------------------|------------------------------|-----------------------------|------|
| | | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | |
| SCKp cycle time ^{Note 1} | t _{KCY2} | 4.0 V ≤ V _{DD} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V | 20 MHz < f _{MCK} | 12/f _{MCK} | | — | | — | | ns |
| | | | 8 MHz < f _{MCK} ≤ 20 MHz | 10/f _{MCK} | | — | | — | | ns |
| | | | 4 MHz < f _{MCK} ≤ 8 MHz | 8/f _{MCK} | | 16/f _{MCK} | | — | | ns |
| | | | f _{MCK} ≤ 4 MHz | 6/f _{MCK} | | 10/f _{MCK} | | 10/f _{MCK} | | ns |
| | | 2.7 V ≤ V _{DD} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V | 20 MHz < f _{MCK} | 16/f _{MCK} | | — | | — | | ns |
| | | | 16 MHz < f _{MCK} ≤ 20 MHz | 14/f _{MCK} | | — | | — | | ns |
| | | | 8 MHz < f _{MCK} ≤ 16 MHz | 12/f _{MCK} | | — | | — | | ns |
| | | | 4 MHz < f _{MCK} ≤ 8 MHz | 8/f _{MCK} | | 16/f _{MCK} | | — | | ns |
| | | | f _{MCK} ≤ 4 MHz | 6/f _{MCK} | | 10/f _{MCK} | | 10/f _{MCK} | | ns |
| | | 1.8 V (2.4 V ^{Note 2}) ≤ V _{DD} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V ^{Note 3} | 20 MHz < f _{MCK} | 36/f _{MCK} | | — | | — | | ns |
| | | | 16 MHz < f _{MCK} ≤ 20 MHz | 32/f _{MCK} | | — | | — | | ns |
| | | | 8 MHz < f _{MCK} ≤ 16 MHz | 26/f _{MCK} | | — | | — | | ns |
| | | | 4 MHz < f _{MCK} ≤ 8 MHz | 16/f _{MCK} | | 16/f _{MCK} | | — | | ns |
| | | | f _{MCK} ≤ 4 MHz | 10/f _{MCK} | | 10/f _{MCK} | | 10/f _{MCK} | | ns |
| SCKp high-/low-level width | t _{KH2} , t _{KL2} | 4.0 V ≤ V _{DD} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V | | t _{KCY2} /2 – 12 | | t _{KCY2} /2 – 50 | | t _{KCY2} /2 – 50 | | ns |
| | | 2.7 V ≤ V _{DD} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V | | t _{KCY2} /2 – 18 | | t _{KCY2} /2 – 50 | | t _{KCY2} /2 – 50 | | ns |
| | | 1.8 V (2.4 V ^{Note 2}) ≤ V _{DD} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V ^{Note 3} | | t _{KCY2} /2 – 50 | | t _{KCY2} /2 – 50 | | t _{KCY2} /2 – 50 | | ns |
| Slp setup time (to SCKp↑) ^{Note 4} | t _{SIK2} | 4.0 V ≤ V _{DD} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V | | 1/f _{MCK} + 20 | | 1/f _{MCK} + 30 | | 1/f _{MCK} + 30 | | ns |
| | | 2.7 V ≤ V _{DD} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V | | 1/f _{MCK} + 20 | | 1/f _{MCK} + 30 | | 1/f _{MCK} + 30 | | ns |
| | | 1.8 V (2.4 V ^{Note 2}) ≤ V _{DD} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V ^{Note 3} | | 1/f _{MCK} + 30 | | 1/f _{MCK} + 30 | | 1/f _{MCK} + 30 | | ns |
| Slp hold time (from SCKp↑) ^{Note 5} | t _{SI2} | 4.0 V ≤ V _{DD} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V | | 1/f _{MCK} + 31 | | 1/f _{MCK} + 31 | | 1/f _{MCK} + 31 | | ns |
| | | 2.7 V ≤ V _{DD} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V | | 1/f _{MCK} + 31 | | 1/f _{MCK} + 31 | | 1/f _{MCK} + 31 | | ns |
| | | 1.8 V (2.4 V ^{Note 2}) ≤ V _{DD} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V ^{Note 3} | | 1/f _{MCK} + 31 | | 1/f _{MCK} + 31 | | 1/f _{MCK} + 31 | | ns |
| Delay time from SCKp↓ to SOP output ^{Note 6} | t _{KSO2} | 4.0 V ≤ V _{DD} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 30 pF, R _b = 1.4 kΩ | | | 2/f _{MCK} + 120 | | 2/f _{MCK} + 573 | | 2/f _{MCK} + 573 | ns |
| | | 2.7 V ≤ V _{DD} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 30 pF, R _b = 2.7 kΩ | | | 2/f _{MCK} + 214 | | 2/f _{MCK} + 573 | | 2/f _{MCK} + 573 | ns |
| | | 1.8 V (2.4 V ^{Note 2}) ≤ V _{DD} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V ^{Note 3} , C _b = 30 pF, R _b = 5.5 kΩ | | | 2/f _{MCK} + 573 | | 2/f _{MCK} + 573 | | 2/f _{MCK} + 573 | ns |

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)

2.7 LCD Characteristics

2.7.1 External resistance division method

(1) Static display mode

($T_A = -40$ to $+85^\circ\text{C}$, $V_{L4} (\text{MIN.}) \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = 0 \text{ V}$)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|-------------------|----------|------------|------|------|----------|------|
| LCD drive voltage | V_{L4} | | 2.0 | | V_{DD} | V |

(2) 1/2 bias method, 1/4 bias method

($T_A = -40$ to $+85^\circ\text{C}$, $V_{L4} (\text{MIN.}) \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = 0 \text{ V}$)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|-------------------|----------|------------|------|------|----------|------|
| LCD drive voltage | V_{L4} | | 2.7 | | V_{DD} | V |

(3) 1/3 bias method

($T_A = -40$ to $+85^\circ\text{C}$, $V_{L4} (\text{MIN.}) \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = 0 \text{ V}$)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|-------------------|----------|------------|------|------|----------|------|
| LCD drive voltage | V_{L4} | | 2.5 | | V_{DD} | V |

3. ELECTRICAL SPECIFICATIONS (G: INDUSTRIAL APPLICATIONS $T_A = -40$ to $+105^\circ\text{C}$)

This chapter describes the following electrical specifications.

Target products G: Industrial applications $T_A = -40$ to $+105^\circ\text{C}$

R5F10WLAGFB, R5F10WLCGFB, R5F10WLDGFB,
R5F10WLEGFB, R5F10WLFGFB, R5F10WLGGFB
R5F10WMAGFB, R5F10WMCGB, R5F10WMDGFB,
R5F10WMEGFB, R5F10WMFGFB, R5F10WMGGFB

- Cautions**
1. The RL78/L13 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
 2. The pins mounted depend on the product. See 2.1 Port Function to 2.2.1 With functions for each product in the RL78/L13 User's Manual.
 3. Consult Renesas salesperson and distributor for derating when the product is used at $T_A = +85^\circ\text{C}$ to $+105^\circ\text{C}$. Note that derating means "systematically lowering the load from the rated value to improve reliability".

<R> **Remark** When RL78/L13 is used in the range of $T_A = -40$ to $+85^\circ\text{C}$, see **CHAPTER 2 ELECTRICAL SPECIFICATIONS ($T_A = -40$ to $+85^\circ\text{C}$)**.

3.2 Oscillator Characteristics

3.2.1 X1 and XT1 oscillator characteristics

($T_A = -40$ to $+105^\circ\text{C}$, $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $V_{SS} = 0\text{ V}$)

| Parameter | Resonator | Conditions | MIN. | TYP. | MAX. | Unit |
|--|---|--|------|--------|------|------|
| X1 clock oscillation frequency (f_X) ^{Note} | Ceramic resonator/ crystal resonator | $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | 1.0 | | 20.0 | MHz |
| | | $2.4\text{ V} \leq V_{DD} < 2.7\text{ V}$ | 1.0 | | 16.0 | |
| XT1 clock oscillation frequency (f_{XT}) ^{Note} | Crystal resonator | | 32 | 32.768 | 35 | kHz |

Note Indicates only permissible oscillator frequency ranges. Refer to **AC Characteristics** for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

Remark When using the X1 oscillator and XT1 oscillator, see 5.4 **System Clock Oscillator** in the RL78/L13 User's Manual.

3.2.2 On-chip oscillator characteristics

($T_A = -40$ to $+105^\circ\text{C}$, $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $V_{SS} = 0\text{ V}$)

| Parameter | Symbol | Conditions | | MIN. | TYP. | MAX. | Unit |
|---|----------|-----------------------------|--|------|------|------|------|
| High-speed on-chip oscillator clock frequency ^{Notes 1, 2} | f_{IH} | | | 1 | | 24 | MHz |
| High-speed on-chip oscillator clock frequency accuracy | | +85 to $+105^\circ\text{C}$ | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | -2 | | +2 | % |
| | | -20 to $+85^\circ\text{C}$ | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | -1 | | +1 | % |
| | | -40 to -20°C | $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ | -1.5 | | +1.5 | % |
| Low-speed on-chip oscillator clock frequency | f_{IL} | | | | 15 | | kHz |
| Low-speed on-chip oscillator clock frequency accuracy | | | | -15 | | +15 | % |

Notes 1. The high-speed on-chip oscillator frequency is selected by bits 0 to 4 of the option byte (000C2H/010C2H) and bits 0 to 2 of the HOCODIV register.

2. This indicates the oscillator characteristics only. Refer to **AC Characteristics** for the instruction execution time.

(T_A = -40 to $+105^\circ\text{C}$, $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $V_{SS} = 0\text{ V}$)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|---------------------|------------------|--|---|--------------------|--------------------|------|
| Input voltage, high | V _{IH1} | P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P70 to P77, P125 to P127, P130, P137 | Normal input buffer | 0.8V _{DD} | V _{DD} | V |
| | V _{IH2} | P03, P05, P06, P16, P17, P34, P43, P44, P46, P47, P53, P55 | TTL input buffer 4.0 V $\leq V_{DD} \leq 5.5\text{ V}$ | 2.2 | V _{DD} | V |
| | | | TTL input buffer 3.3 V $\leq V_{DD} < 4.0\text{ V}$ | 2.0 | V _{DD} | V |
| | | | TTL input buffer 2.4 V $\leq V_{DD} < 3.3\text{ V}$ | 1.5 | V _{DD} | V |
| | V _{IH3} | P20, P21 | 0.7V _{DD} | | V _{DD} | V |
| | V _{IH4} | P60, P61 | 0.7V _{DD} | | 6.0 | V |
| | V _{IH5} | P121 to P124, P137, EXCLK, EXCLKS, RESET | 0.8V _{DD} | | V _{DD} | V |
| Input voltage, low | V _{IL1} | P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P70 to P77, P125 to P127, P130, P137 | Normal input buffer | 0 | 0.2V _{DD} | V |
| | V _{IL2} | P03, P05, P06, P16, P17, P34, P43, P44, P46, P47, P53, P55 | TTL input buffer 4.0 V $\leq V_{DD} \leq 5.5\text{ V}$ | 0 | 0.8 | V |
| | | | TTL input buffer 3.3 V $\leq V_{DD} < 4.0\text{ V}$ | 0 | 0.5 | V |
| | | | TTL input buffer 2.4 V $\leq V_{DD} < 3.3\text{ V}$ | 0 | 0.32 | V |
| | V _{IL3} | P20, P21 | 0 | | 0.3V _{DD} | V |
| | V _{IL4} | P60, P61 | 0 | | 0.3V _{DD} | V |
| | V _{IL5} | P121 to P124, P137, EXCLK, EXCLKS, RESET | 0 | | 0.2V _{DD} | V |

Caution The maximum value of V_{IH} of pins P00, P04 to P07, P16, P17, P35, P42 to P44, P46, P47, P53 to P56, and P130 is V_{DD}, even in the N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

- Notes**
1. Total current flowing into V_{DD} , including the input leakage current flowing when the level of the input pin is fixed to V_{DD} or V_{SS} . The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the LCD controller/driver, A/D converter, LVD circuit, comparator, I/O port, on-chip pull-up/pull-down resistors, and the current flowing during data flash rewrite.
 2. When high-speed on-chip oscillator and subsystem clock are stopped.
 3. When high-speed system clock and subsystem clock are stopped.
 4. When high-speed on-chip oscillator and high-speed system clock are stopped. When setting ultra-low power consumption oscillation (AMPHS1 = 1). The current flowing into the LCD controller/driver, 16-bit timer KB20, real-time clock 2, 12-bit interval timer, and watchdog timer is not included.
 5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
 HS (high-speed main) mode: $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}@1\text{ MHz to }24\text{ MHz}$
 $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}@1\text{ MHz to }16\text{ MHz}$

- Remarks**
1. f_{MX} : High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 2. f_{HOCO} : High-speed on-chip oscillator clock frequency (48 MHz max.)
 3. f_{IH} : High-speed on-chip oscillator clock frequency (24 MHz max.)
 4. f_{SUB} : Subsystem clock frequency (XT1 clock oscillation frequency)
 5. Except subsystem clock operation, temperature condition of the TYP. value is $T_A = 25^{\circ}\text{C}$

(TA = -40 to +105°C, 2.4 V ≤ VDD ≤ 5.5 V, VSS = 0 V)


(2/2)

| Parameter | Symbol | Conditions | | | | MIN. | TYP. | MAX. | Unit | |
|----------------------------------|------------------------------------|-----------------------------|--|--|-------------------------|------|-------|------|-------|----|
| Supply current ^{Note 1} | I _{DD2} ^{Note 2} | HALT mode | HS (high-speed main) mode ^{Note 7} | f _{HOCO} = 48 MHz ^{Note 4} , f _{IH} = 24 MHz ^{Note 4} | V _{DD} = 5.0 V | | 0.71 | 2.55 | mA | |
| | | | | | V _{DD} = 3.0 V | | 0.71 | 2.55 | mA | |
| | | | | f _{HOCO} = 24 MHz ^{Note 4} , f _{IH} = 24 MHz ^{Note 4} | V _{DD} = 5.0 V | | 0.49 | 1.95 | mA | |
| | | | | | V _{DD} = 3.0 V | | 0.49 | 1.95 | mA | |
| | | | | f _{HOCO} = 16 MHz ^{Note 4} , f _{IH} = 16 MHz ^{Note 4} | V _{DD} = 5.0 V | | 0.43 | 1.50 | mA | |
| | | | | | V _{DD} = 3.0 V | | 0.43 | 1.50 | mA | |
| | | | HS (high-speed main) mode ^{Note 7} | f _{MX} = 20 MHz ^{Note 3} , V _{DD} = 5.0 V | Square wave input | | 0.31 | 1.76 | mA | |
| | | | | | Resonator connection | | 0.48 | 1.92 | mA | |
| | | | | f _{MX} = 20 MHz ^{Note 3} , V _{DD} = 3.0 V | Square wave input | | 0.29 | 1.76 | mA | |
| | | | | | Resonator connection | | 0.48 | 1.92 | mA | |
| | | | | f _{MX} = 10 MHz ^{Note 3} , V _{DD} = 5.0 V | Square wave input | | 0.20 | 0.96 | mA | |
| | | | | | Resonator connection | | 0.28 | 1.07 | mA | |
| | | | | f _{MX} = 10 MHz ^{Note 3} , V _{DD} = 3.0 V | Square wave input | | 0.19 | 0.96 | mA | |
| | | | | | Resonator connection | | 0.28 | 1.07 | mA | |
| | | Subsystem clock operation | f _{SUB} = 32.768 kHz ^{Note 5} , T _A = −40°C | Square wave input | | 0.34 | 0.62 | μA | | |
| | | | | Resonator connection | | 0.51 | 0.80 | μA | | |
| | | | f _{SUB} = 32.768 kHz ^{Note 5} , T _A = +25°C | Square wave input | | 0.38 | 0.62 | μA | | |
| | | | | Resonator connection | | 0.57 | 0.80 | μA | | |
| | | | f _{SUB} = 32.768 kHz ^{Note 5} , T _A = +50°C | Square wave input | | 0.46 | 2.30 | μA | | |
| | | | | Resonator connection | | 0.67 | 2.49 | μA | | |
| | | | f _{SUB} = 32.768 kHz ^{Note 5} , T _A = +70°C | Square wave input | | 0.65 | 4.03 | μA | | |
| | | | | Resonator connection | | 0.91 | 4.22 | μA | | |
| | | | f _{SUB} = 32.768 kHz ^{Note 5} , T _A = +85°C | Square wave input | | 1.00 | 8.04 | μA | | |
| | | | | Resonator connection | | 1.31 | 8.23 | μA | | |
| | | | f _{SUB} = 32.768 kHz ^{Note 5} , T _A = +105°C | Square wave input | | 3.05 | 27.00 | μA | | |
| | | | | Resonator connection | | 3.24 | 27.00 | μA | | |
| | I _{DD3} ^{Note 6} | STOP mode ^{Note 8} | T _A = −40°C | | | | | 0.18 | 0.52 | μA |
| | | | T _A = +25°C | | | | | 0.24 | 0.52 | μA |
| | | | T _A = +50°C | | | | | 0.33 | 2.21 | μA |
| | | | T _A = +70°C | | | | | 0.53 | 3.94 | μA |
| | | | T _A = +85°C | | | | | 0.93 | 7.95 | μA |
| | | | T _A = +105°C | | | | | 2.91 | 25.00 | μA |

(Notes and Remarks are listed on the next page.)


- Notes**
1. Total current flowing into V_{DD} , including the input leakage current flowing when the level of the input pin is fixed to V_{DD} or V_{SS} . The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the LCD controller/driver, A/D converter, LVD circuit, comparator, I/O port, on-chip pull-up/pull-down resistors, and the current flowing during data flash rewrite.
 2. During HALT instruction execution by flash memory.
 3. When high-speed on-chip oscillator and subsystem clock are stopped.
 4. When high-speed system clock and subsystem clock are stopped.
 5. When high-speed on-chip oscillator and high-speed system clock are stopped.
When $RTCLPC = 1$ and setting ultra-low current consumption ($AMPHS1 = 1$). The current flowing into the real-time clock 2 is included. The current flowing into the clock output/buzzer output, 12-bit interval timer, and watchdog timer is not included.
 6. The current flowing into the real-time clock 2, clock output/buzzer output, 12-bit interval timer, and watchdog timer is not included.
 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
HS (high-speed main) mode: $2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}@1\text{ MHz to }24\text{ MHz}$
 $2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}@1\text{ MHz to }16\text{ MHz}$
 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.

- Remarks**
1. f_{MX} : High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 2. f_{HOCO} : High-speed on-chip oscillator clock frequency (48 MHz max.)
 3. f_{IH} : High-speed on-chip oscillator clock frequency (24 MHz max.)
 4. f_{SUB} : Subsystem clock frequency (XT1 clock oscillation frequency)
 5. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is $T_A = 25^{\circ}\text{C}$


UART mode bit width (during communication at different potential) (reference)

- Remarks**
1. $R_b[\Omega]$: Communication line (TxDq) pull-up resistance, $C_b[F]$: Communication line (TxDq) load capacitance, $V_b[V]$: Communication line voltage
 2. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 3)
 3. f_{MCK} : Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).
m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))

CSI mode serial transfer timing (slave mode) (during communication at different potential)
(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (slave mode) (during communication at different potential)
(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)




- Remarks 1.** $R_b[\Omega]$: Communication line (SOp) pull-up resistance, $C_b[F]$: Communication line (SOp) load capacitance, $V_b[V]$: Communication line voltage
- 2.** p: CSI number (p = 00, 10), m: Unit number, n: Channel number (mn = 00, 02), g: PIM and POM number (g = 0, 1)
- 3.** f_{MCK} : Serial array unit operation clock frequency
 (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn)
 m: Unit number, n: Channel number (mn = 00, 02))

4. PACKAGE DRAWINGS

4.1 64-pin Products

R5F10WLAFA, R5F10WLCAFA, R5F10WLDAFA, R5F10WLEAFA, R5F10WLFafa, R5F10WLGafa

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
|---------------------|--------------|----------------|-----------------|
| P-LQFP64-12x12-0.65 | PLQP0064JA-A | P64GK-65-UET-2 | 0.51 |




© 2012 Renesas Electronics Corporation. All rights reserved.

4.2 80-pin Products

R5F10WMAAFA, R5F10WMCAFA, R5F10WMDAFA, R5F10WMEAFA, R5F10WMFAFA, R5F10WMGAFA

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
|---------------------|--------------|----------------|-----------------|
| P-LQFP80-14x14-0.65 | PLQP0080JB-E | P80GC-65-UBT-2 | 0.69 |



| Reference Symbol | Dimension in Millimeters | | |
|------------------|--------------------------|-------|-------|
| | Min | Nom | Max |
| D | 13.80 | 14.00 | 14.20 |
| E | 13.80 | 14.00 | 14.20 |
| HD | 17.00 | 17.20 | 17.40 |
| HE | 17.00 | 17.20 | 17.40 |
| A | — | — | 1.70 |
| A1 | 0.05 | 0.125 | 0.20 |
| A2 | 1.35 | 1.40 | 1.45 |
| A3 | — | 0.25 | — |
| bp | 0.26 | 0.32 | 0.38 |
| c | 0.10 | 0.145 | 0.20 |
| L | — | 0.80 | — |
| Lp | 0.736 | 0.886 | 1.036 |
| L1 | 1.40 | 1.60 | 1.80 |
| | 0° | 3° | 8° |
| e | — | 0.65 | — |
| x | — | — | 0.13 |
| y | — | — | 0.10 |
| ZD | — | 0.825 | — |
| ZE | — | 0.825 | — |

R5F10WMAAFB, R5F10WMCAFB, R5F10WMDAFB, R5F10WMEAFB, R5F10WMFAFB, R5F10WMGAFB,
R5F10WMAGFB, R5F10WMCGB, R5F10WMDGB, R5F10WMEGB, R5F10WMFGB, R5F10WMGGB

