

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	24MHz
Connectivity	CSI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LCD, LVD, POR, PWM, WDT
Number of I/O	58
Program Memory Size	96KB (96K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-LQFP
Supplier Device Package	80-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f10wmfafa-v0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 1.6 Outline of Functions

			(1/2)			
	Item	64-pin	80-pin			
		R5F10WLx (x = A, C-G)	R5F10WMx (x = A, C-G)			
Code flash m	emory (KB)	16 to 128	16 to 128			
Data flash me	emory (KB)	4	4			
RAM (KB)		1 to 8 <sup>Note 1</sup>	1 to 8 <sup>Note 1</sup>			
Address space	ce	1 MB				
Main system clock	High-speed system clock	X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) HS (High-speed main) mode: 1 to 20 MHz ( $V_{DD}$ = 2.7 to 5.5 V), HS (High-speed main) mode: 1 to 16 MHz ( $V_{DD}$ = 2.4 to 5.5 V), LS (Low-speed main) mode: 1 to 8 MHz ( $V_{DD}$ = 1.8 to 5.5 V), LV (Low-voltage main) mode: 1 to 4 MHz ( $V_{DD}$ = 1.6 to 5.5 V)				
	High-speed on-chip oscillator	HS (High-speed main) mode: 1 to 24 MHz (Vpl HS (High-speed main) mode: 1 to 16 MHz (Vpl LS (Low-speed main) mode: 1 to 8 MHz (Vpp LV (Low-voltage main) mode: 1 to 4 MHz (Vpp	<pre>b = 2.7 to 5.5 V), b = 2.4 to 5.5 V), = 1.8 to 5.5 V), = 1.6 to 5.5 V)</pre>			
Clock for 16-	bit timer KB20	48 MHz (TYP.): VDD = 2.7 to 5.5 V				
Subsystem c	lock	ock input (EXCLKS)				
Low-speed o	n-chip oscillator	15 kHz (TYP.)				
General-purpose register		(8-bit register $\times$ 8) $\times$ 4 banks				
Minimum inst	ruction execution time	0.04167 $\mu$ s (High-speed on-chip oscillator: fi $_{\rm H}$ = 24 MHz operation)				
		0.05 $\mu$ s (High-speed system clock: f <sub>MX</sub> = 20 MH	Iz operation)			
		30.5 μs (Subsystem clock: fsue = 32.768 kHz o	peration)			
Instruction se	t	<ul> <li>Data transfer (8/16 bits)</li> <li>Adder and subtractor/logical operation (8/16 bits)</li> <li>Multiplication (8 bits × 8 bits)</li> <li>Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc.</li> </ul>				
I/O port	Total	49	65			
	CMOS I/O	42 (N-ch O.D. I/O [V₀₀ withstand voltage]: 12)	58 (N-ch O.D. I/O [V⊳⊳ withstand voltage]: 18)			
	CMOS input	5	5			
	CMOS output	_	-			
	N-ch O.D I/O (withstand voltage: 6 V)	2	2			
Timer	16-bit timer TAU	8 cha	nnels			
	16-bit timer KB20	1 cha	annel			
	Watchdog timer	1 cha	annel			
	12-bit interval timer (IT)	1 cha	annel			
	Real-time clock 2	1 cha	annel			
	RTC2 output	1 • 1 Hz (subsystem clock: fsuв = 32.768 kHz)				
	Timer output	8 channels (PWM outputs: 7 <sup>Note 2</sup> ) (TAU used) 1 channel (timer KB20 used)				
	Remote control output function	1 (TAU used)				

**Notes 1.** In the case of the 8 KB, this is about 7 KB when the self-programming function and data flash function are used.

2. The number of outputs varies depending on the setting of the channels in use and the number of master channels (see 6.9.3 Operation as multiple PWM output function in the RL78/L13 User's Manual.).



# 2. ELECTRICAL SPECIFICATIONS ( $T_A = -40$ to +85°C)

Target productsA: Consumer applications; TA = -40 to +85°CR5F10WLAAFA, R5F10WLCAFA, R5F10WLDAFA,R5F10WLEAFA, R5F10WLFAFA, R5F10WLGAFA,R5F10WLAAFB, R5F10WLCAFB, R5F10WLDAFB,R5F10WLEAFB, R5F10WLFAFB, R5F10WLGAFB,R5F10WMAAFA, R5F10WMCAFA, R5F10WMDAFA,R5F10WMEAFA, R5F10WMCAFA, R5F10WMGAFA,R5F10WMAAFB, R5F10WMCAFB, R5F10WMDAFA,R5F10WMAAFB, R5F10WMCAFB, R5F10WMDAFA,R5F10WMEAFA, R5F10WMCAFB, R5F10WMGAFA,R5F10WMAAFB, R5F10WMCAFB, R5F10WMDAFB,R5F10WMEAFB, R5F10WMCAFB, R5F10WMDAFB,

G: Industrial applications; when using T<sub>A</sub> = -40 to +105°C specification products at T<sub>A</sub> = -40 to +85°C R5F10WLAGFB, R5F10WLCGFB, R5F10WLDGFB, R5F10WLEGFB, R5F10WLFGFB, R5F10WLGGFB R5F10WMAGFB, R5F10WMCGFB, R5F10WMDGFB, R5F10WMEGFB, R5F10WEGFB, R5F10WEGFB,

- Cautions 1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
  - 2. The pins mounted depend on the product. See 2.1 Port Function to 2.2.1 With functions for each product in the RL78/L13 User's Manual.



# 2.2 Oscillator Characteristics

# 2.2.1 X1 and XT1 oscillator characteristics

Parameter	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation frequency (fx) <sup>Note</sup>	Ceramic resonator/ crystal resonator	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	1.0		20.0	MHz
		$2.4~V \leq V_{\text{DD}} < 2.7~V$	1.0		16.0	
		$1.8 \text{ V} \leq \text{V}_{\text{DD}} < 2.4 \text{ V}$	1.0		8.0	
		$1.6~V \leq V_{\text{DD}} < 1.8~V$	1.0		4.0	
XT1 clock oscillation frequency (f <sub>XT</sub> ) <sup>Note</sup>	Crystal resonator		32	32.768	35	kHz

### $(T_A = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

- **Note** Indicates only permissible oscillator frequency ranges. Refer to **AC Characteristics** for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.
- Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.
- Remark When using the X1 oscillator and XT1 oscillator, see 5.4 System Clock Oscillator in the RL78/L13 User's Manual.

#### 2.2.2 On-chip oscillator characteristics

#### Parameter Symbol Conditions MIN. TYP. MAX. Unit High-speed on-chip oscillator fн 1 24 MHz clock frequencyNotes 1, 2 High-speed on-chip oscillator -20 to +85°C $1.8~V \le V_{\text{DD}} \le 5.5~V$ -1.0 +1.0% clock frequency accuracy $1.6~V \le V_{\text{DD}} < 1.8~V$ -5.0 +5.0 % -40 to -20°C $1.8~V \leq V_{\text{DD}} \leq 5.5~V$ -1.5 +1.5 % $1.6 \text{ V} \le \text{V}_{\text{DD}} < 1.8 \text{ V}$ -5.5 +5.5 % Low-speed on-chip oscillator fı∟ 15 kHz clock frequency Low-speed on-chip oscillator -15 +15 % clock frequency accuracy

# $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

- **Notes 1.** The high-speed on-chip oscillator frequency is selected by bits 0 to 4 of the option byte (000C2H/010C2H) and bits 0 to 2 of the HOCODIV register.
  - 2. This indicates the oscillator characteristics only. Refer to AC Characteristics for the instruction execution time.



<

# 2.3 DC Characteristics

# 2.3.1 Pin characteristics

# (TA = -40 to +85°C, 1.6 V $\leq$ VDD $\leq$ 5.5 V, Vss = 0 V)

	Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
	Output current, high <sup>Note 1</sup>	Іонт	Per pin for P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P70 to P77, P125 to P127, P130	$1.6~V \leq V_{\text{DD}} \leq 5.5~V$			-10.0 <sup>Note 2</sup>	mA
R>	₹>	Іонг	Total of P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P70 to P77, P125 to P127, P130 (When duty = 70% <sup>Note 3</sup> )	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$			-90.0	mA
				$2.7~V \leq V_{\text{DD}} < 4.0~V$			-15.0	mA
				$1.8 \text{ V} \leq V_{\text{DD}} < 2.7 \text{ V}$			-7.0	mA
				$1.6~V \leq V_{\text{DD}} < 1.8~V$			-3.0	mA
			Per pin for P20 and P21	$1.6~V \leq V_{\text{DD}} \leq 5.5~V$			-0.1 <sup>Note 2</sup>	mA
			Total of all pins (When duty = 70% <sup>Note 3</sup> )	$1.6~V \leq V_{\text{DD}} \leq 5.5~V$			-0.2	mA

- Notes 1. Value of the current at which the device operation is guaranteed even if the current flows from the V<sub>DD</sub> pin to an output pin
  - 2. Do not exceed the total current value.
  - **3.** Output current value under conditions where the duty factor  $\leq$  70%.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = (IOH × 0.7)/(n × 0.01)
- <Example> Where n = 80% and IoH = -90.0 mA

Total output current of pins =  $(-90.0 \times 0.7)/(80 \times 0.01) \approx -78.75$  mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

# Caution P00, P04 to P07, P16, P17, P35, P42 to P44, P46, P47, P53 to P56, and P130 do not output high level in N-ch open-drain mode.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



- **Notes 1.** Total current flowing into V<sub>DD</sub>, including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub> or V<sub>SS</sub>. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the LCD controller/driver, A/D converter, LVD circuit, comparator, I/O port, on-chip pull-up/pull-down resistors, and the current flowing during data flash rewrite.
  - 2. When high-speed on-chip oscillator and subsystem clock are stopped.
  - 3. When high-speed system clock and subsystem clock are stopped.
  - 4. When high-speed on-chip oscillator and high-speed system clock are stopped. When setting ultra-low power consumption oscillation (AMPHS1 = 1). The current flowing into the LCD controller/driver, 16-bit timer KB20, real-time clock 2, 12-bit interval timer, and watchdog timer is not included.
  - 5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below. HS (high-speed main) mode:  $2.7 V \le V_{DD} \le 5.5 V@1 MHz$  to 24 MHz  $2.4 V \le V_{DD} \le 5.5 V@1 MHz$  to 16 MHz
    - LS (low-speed main) mode:  $1.8 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}_{\odot}$  1 MHz to 8 MHz
    - LV (low-voltage main) mode:  $1.6 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}_{\odot} 1 \text{ MHz}$  to 4 MHz
- **Remarks 1.** fMX: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  - 2. fHOCO: High-speed on-chip oscillator clock frequency (48 MHz max.)
  - 3. fin: High-speed on-chip oscillator clock frequency (24 MHz max.)
  - **4.** fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
  - 5. Except subsystem clock operation, temperature condition of the TYP. value is  $T_A = 25^{\circ}C$







Tcy vs VDD (LS (low-speed main) mode)



# (5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (2/2)

<u> </u>										
Parameter	Symbol		Conditions	HS (hig main)	h-speed Mode	LS (lov main)	v-speed Mode	LV (low main)	-voltage Mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate		Trans mission			Note 1		Note 1		Note 1	bps
			$\label{eq:transfer} \begin{array}{l} Theoretical value of the maximum \\ transfer rate \\ (C_b = 50 \mbox{ pF}, \mbox{ R}_b = 1.4 \mbox{ k}\Omega, \mbox{ V}_b = 2.7 \mbox{ V}) \end{array}$		2.8 <sup>Note 2</sup>		2.8 <sup>Note 2</sup>		2.8 <sup>Note 2</sup>	Mbps
			$\begin{array}{l} 2.7 \ V \leq V_{DD} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V \end{array}$		Note 3		Note 3		Note 3	bps
			$\label{eq:transfer} \begin{array}{l} \mbox{Theoretical value of the maximum} \\ \mbox{transfer rate} \\ \mbox{(C}_b = 50 \mbox{ pF}, \mbox{ R}_b = 2.7 \mbox{ k}\Omega, \mbox{ V}_b = 2.3 \mbox{ V}) \end{array}$		1.2 <sup>Note 4</sup>		1.2 <sup>Note 4</sup>		1.2 <sup>Note 4</sup>	Mbps
			$\begin{array}{l} 1.8 \; V \; (2.4 \; V^{\text{Note 8}}) \leq V_{\text{DD}} < 3.3 \; V, \\ 1.6 \; V \leq V_b \leq 2.0 \; V \end{array}$		Notes 5, 6		Notes 5, 6		Notes 5, 6	bps
			Theoretical value of the maximum transfer rate $(C_{b} = 50 \text{ pF}, R_{b} = 5.5 \text{ k}\Omega, V_{b} = 1.6 \text{ V})$		0.43 <sup>Note 7</sup>		0.43 <sup>Note 7</sup>		0.43 <sup>Note 7</sup>	Mbps

### $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

# **Notes 1.** The smaller maximum transfer rate derived by using fMCK/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 4.0 V  $\leq$  V\_{DD}  $\leq$  5.5 V and 2.7 V  $\leq$  V\_b  $\leq$  4.0 V

Maximum transfer rate = 
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.2}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) = 
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.2}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 [\%]$$

\* This value is the theoretical value of the relative difference between the transmission and reception sides.

- This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 1 above to calculate the maximum transfer rate under conditions of the customer.
- **3.** The smaller maximum transfer rate derived by using fMCK/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V  $\leq$  V\_DD < 4.0 V and 2.3 V  $\leq$  V\_b  $\leq$  2.7 V

Maximum transfer rate = 
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) = 
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.0}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 [\%]$$

\* This value is the theoretical value of the relative difference between the transmission and reception sides.

- **4.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to **Note 3** above to calculate the maximum transfer rate under conditions of the customer.
- 5. Use it with  $V_{DD} \ge V_b$ .



Parameter	Symbol	Conditions	HS (high-speed LS (low-speed main) Mode main) Mode		v-speed Mode	LV (low main)	Unit		
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SIp setup time (to SCKp↓) <sup>Note 4</sup>	tsik1		44		110		110		ns
		$\label{eq:VDD} \begin{array}{l} 2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} \leq 2.7 \ V, \\ C_{\text{b}} = 30 \ pF, \ R_{\text{b}} = 2.7 \ k\Omega \end{array}$	44		110		110		ns
		$\begin{split} & 1.8 \ V \ (2.4 \ V^{\text{Note 1}}) \leq V_{\text{DD}} < 3.3 \ V, \\ & 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note 2}}, \\ & C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{split}$	110		110		110		ns
SIp hold time (from SCKp↓) <sup>Note</sup> 4	tksi1		19		19		19		ns
		$\label{eq:VDD} \begin{array}{l} 2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} \leq 2.7 \ V, \\ C_{\text{b}} = 30 \ pF, \ R_{\text{b}} = 2.7 \ k\Omega \end{array}$	19		19		19		ns
		$\begin{split} & 1.8 \ V \ (2.4 \ V^{\text{Note 1}}) \leq V_{\text{DD}} < 3.3 \ V, \\ & 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note 2}}, \\ & C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{split}$	19		19		19		ns
Delay time from SCKp↑ to	tkso1			25		25		25	ns
SOp output <sup>Note 4</sup>		$\label{eq:VDD} \begin{array}{l} 2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \ 2.3 \ V \leq V_{\text{b}} \leq 2.7 \ V, \\ C_{\text{b}} = 30 \ pF, \ R_{\text{b}} = 2.7 \ k\Omega \end{array}$		25		25		25	ns
				25		25		25	ns

# (7) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (2/2) $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$

**Notes 1.** Condition in HS (high-speed main) mode

**2.** Use it with  $V_{DD} \ge V_b$ .

- 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
- **4.** When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

#### CSI mode connection diagram (during communication at different potential)







# CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)





- **Remarks 1.** R<sub>b</sub>[Ω]: Communication line (SCKp, SOp) pull-up resistance, C<sub>b</sub>[F]: Communication line (SCKp, SOp) load capacitance, V<sub>b</sub>[V]: Communication line voltage
  - 2. p: CSI number (p = 00, 10), m: Unit number , n: Channel number (mn = 00, 02), g: PIM and POM number (g = 0, 1)
  - **3.** fMCK: Serial array unit operation clock frequency (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).
    m: Unit number, n: Channel number (mn = 00)





# CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)







- p: CSI number (p = 00, 10), m: Unit number, n: Channel number (mn = 00, 02), g: PIM and POM number (g = 0, 1)
- fMCK: Serial array unit operation clock frequency
   (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn)
   m: Unit number, n: Channel number (mn = 00, 02))



#### **Notes 1.** Excludes quantization error ( $\pm 1/2$ LSB).

- 2. This value is indicated as a ratio (%FSR) to the full-scale value.
- When AV<sub>REFP</sub> < V<sub>DD</sub>, the MAX. values are as follows.
   Overall error: Add ±4 LSB to the MAX. value when AV<sub>REFP</sub> = V<sub>DD</sub>.
   Zero-scale error/Full-scale error: Add ±0.2%FSR to the MAX. value when AV<sub>REFP</sub> = V<sub>DD</sub>.
   Integral linearity error/ Differential linearity error: Add ±2 LSB to the MAX. value when AV<sub>REFP</sub> = V<sub>DD</sub>.
   Values when the conversion time is set to 57 μs (min.) and 95 μs (max.).
- 5. See 2.6.2 Temperature sensor/internal reference voltage characteristics.
- (2) When reference voltage (+) = V<sub>DD</sub> (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = V<sub>ss</sub> (ADREFM = 0), target pins: ANI0, ANI1, ANI16 to ANI25, internal reference voltage, and temperature sensor output voltage

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V}, \text{ Reference voltage (+)} = \text{V}_{DD}, \text{ Reference voltage (-)} = \text{V}_{SS})$ 

Parameter	Symbol	Co	nditions	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error <sup>Notes 1, 2</sup>	AINL	10-bit resolution	$1.8~V \leq V_{\text{DD}} \leq 5.5~V$		1.2	±7.0	LSB
			$1.6~V \leq V_{\text{DD}} \leq 5.5~V^{\text{Note 3}}$		1.2	±10.5	LSB
Conversion time	tconv	10-bit resolution	$3.6~V \leq V_{\text{DD}} \leq 5.5~V$	2.125		39	μs
		Target pin:	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	3.1875		39	μs
		ANI0, ANI1, ANI16 to ANI25 <sup>Note 3</sup>	$1.8~V \leq V_{\text{DD}} \leq 5.5~V$	17		39	μs
			$1.6~V \leq V_{\text{DD}} \leq 5.5~V$	57		95	μs
		10-bit resolution	$3.6~V \leq V_{\text{DD}} \leq 5.5~V$	2.375		39	μs
		Target pin: Internal reference voltage, and temperature sensor output voltage (HS (high-speed main) mode)	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	3.5625		39	μs
			$2.4~V \leq V_{DD} \leq 5.5~V$	17		39	μs
Zero-scale error <sup>Notes 1, 2</sup> Ezs	Ezs	10-bit resolution	$1.8~V \leq V_{\text{DD}} \leq 5.5~V$			±0.60	%FSR
			$1.6~V \leq V_{\text{DD}} \leq 5.5~V^{\text{Note 3}}$			±0.85	%FSR
Full-scale errorNotes 1, 2	Efs	10-bit resolution	$1.8~V \leq V_{\text{DD}} \leq 5.5~V$			±0.60	%FSR
			$1.6~V \leq V_{\text{DD}} \leq 5.5~V^{\text{Note 3}}$			±0.85	%FSR
Integral linearity error <sup>Note 1</sup>	ILE	10-bit resolution	$1.8~V \leq V_{\text{DD}} \leq 5.5~V$			±4.0	LSB
			$1.6~V \leq V_{\text{DD}} \leq 5.5~V^{\text{Note 3}}$			±6.5	LSB
Differential linearity error Note	DLE	10-bit resolution	$1.8~V \leq V_{\text{DD}} \leq 5.5~V$			±2.0	LSB
1			$1.6~V \leq V_{\text{DD}} \leq 5.5~V^{\text{Note 3}}$			±2.5	LSB
Analog input voltage	VAIN	ANI0, ANI1, ANI16 to A	NI25	0		Vdd	V
		Internal reference voltage (2.4 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V, HS (high-speed main) mode))		VBGR <sup>Note 4</sup>			V
		$\label{eq:constraint} \begin{array}{l} \mbox{Temperature sensor output voltage} \\ \mbox{(2.4 V} \leq V_{\text{DD}} \leq 5.5 \mbox{ V}, \mbox{ HS (high-speed main) mode))} \end{array}$		V <sub>TMPS25</sub> Note 4			V

**Notes 1.** Excludes quantization error ( $\pm 1/2$  LSB).

- **2.** This value is indicated as a ratio (%FSR) to the full-scale value.
- 3. Values when the conversion time is set to 57  $\mu$ s (min.) and 95  $\mu$ s (max.).
- 4. See 2.6.2 Temperature sensor/internal reference voltage characteristics.



# 2.7.2 Internal voltage boosting method

### (1) 1/3 bias method

(TA = -40 to +85°C, 1.8 V  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V)

Parameter	Symbol	Cond	itions	MIN.	TYP.	MAX.	Unit
LCD output voltage variation range	VL1	C1 to C4 <sup>Note 1</sup>	VLCD = 04H	0.90	1.00	1.08	V
		= 0.47 $\mu$ F <sup>Note 2</sup>	VLCD = 05H	0.95	1.05	1.13	V
			VLCD = 06H	1.00	1.10	1.18	V
			VLCD = 07H	1.05	1.15	1.23	V
			VLCD = 08H	1.10	1.20	1.28	V
			VLCD = 09H	1.15	1.25	1.33	V
			VLCD = 0AH	1.20	1.30	1.38	V
			VLCD = 0BH	1.25	1.35	1.43	V
			VLCD = 0CH	1.30	1.40	1.48	V
			VLCD = 0DH	1.35	1.45	1.53	V
			VLCD = 0EH	1.40	1.50	1.58	V
			VLCD = 0FH	1.45	1.55	1.63	V
			VLCD = 10H	1.50	1.60	1.68	V
			VLCD = 11H	1.55	1.65	1.73	V
			VLCD = 12H	1.60	1.70	1.78	V
			VLCD = 13H	1.65	1.75	1.83	V
Doubler output voltage	VL2	C1 to C4 <sup>Note 1</sup> =	0.47 <i>μ</i> F	2 V <sub>L1</sub> - 0.10	2 VL1	2 VL1	V
Tripler output voltage	VL4	C1 to C4 <sup>Note 1</sup> = 0.47 $\mu$ F		3 V <sub>L1</sub> - 0.15	3 VL1	3 VL1	V
Reference voltage setup time <sup>Note 2</sup>	tvwait1			5			ms
Voltage boost wait time <sup>Note 3</sup>	tvwait2	C1 to C4 <sup>Note 1</sup> =	0.47 <i>μ</i> F	500			ms

Notes 1. This is a capacitor that is connected between voltage pins used to drive the LCD.

C1: A capacitor connected between CAPH and CAPL

C2: A capacitor connected between  $V_{\mbox{\tiny L1}}$  and GND

C3: A capacitor connected between  $V_{\mbox{\tiny L2}}$  and GND

C4: A capacitor connected between  $V_{{\scriptscriptstyle L4}}$  and GND

C1 = C2 = C3 = C4 = 0.47  $\mu F \pm 30$  %

- 2. This is the time required to wait from when the reference voltage is specified by using the VLCD register (or when the internal voltage boosting method is selected (by setting the MDSET1 and MDSET0 bits of the LCDM0 register to 01B) if the default value reference voltage is used) until voltage boosting starts (VLCON = 1).
- 3. This is the wait time from when voltage boosting is started (VLCON = 1) until display is enabled (LCDON = 1).



#### (2) 1/4 bias method

 $(T_A = -40 \text{ to } +85^{\circ}C, 1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = 0 \text{ V})$ 

Parameter	Symbol	Cor	nditions	MIN.	TYP.	MAX.	Unit
LCD output voltage variation range	VL1	C1 to C5 <sup>Note 1</sup>	VLCD = 04H	0.90	1.00	1.08	V
		= 0.47 $\mu$ F <sup>Note 2</sup>	VLCD = 05H	0.95	1.05	1.13	V
			VLCD = 06H	1.00	1.10	1.18	V
			VLCD = 07H	1.05	1.15	1.23	V
			VLCD = 08H	1.10	1.20	1.28	V
			VLCD = 09H	1.15	1.25	1.33	V
			VLCD = 0AH	1.20	1.30	1.38	V
Doubler output voltage	VL2	C1 to C5 <sup>Note 1</sup> =	0.47 <i>μ</i> F	2 VL1-0.08	2 VL1	2 VL1	V
Tripler output voltage	VL3	C1 to C5 <sup>Note 1</sup> =	0.47 <i>μ</i> F	3 VL1-0.12	3 VL1	3 VL1	V
Quadruply output voltage	VL4	C1 to C5 <sup>Note 1</sup> =	0.47 <i>μ</i> F	4 VL1-0.16	4 VL1	4 VL1	V
Reference voltage setup time <sup>Note 2</sup>	tvwait1			5			ms
Voltage boost wait time <sup>Note 3</sup>	tvwait2	C1 to C5 <sup>Note 1</sup> =	0.47 <i>μ</i> F	500			ms

Notes 1. This is a capacitor that is connected between voltage pins used to drive the LCD.

C1: A capacitor connected between CAPH and CAPL

- C2: A capacitor connected between  $V_{\mbox{\tiny L1}}$  and GND
- C3: A capacitor connected between  $V_{L2}$  and GND
- C4: A capacitor connected between  $V_{\mbox{\tiny L3}}$  and GND
- C5: A capacitor connected between  $V_{\mbox{\tiny L4}}$  and GND
- C1 = C2 = C3 = C4 = C5 = 0.47  $\mu$ F ± 30%
- 2. This is the time required to wait from when the reference voltage is specified by using the VLCD register (or when the internal voltage boosting method is selected (by setting the MDSET1 and MDSET0 bits of the LCDM0 register to 01B) if the default value reference voltage is used) until voltage boosting starts (VLCON = 1).
- 3. This is the wait time from when voltage boosting is started (VLCON = 1) until display is enabled (LCDON = 1).

#### 2.7.3 Capacitor split method

#### (1) 1/3 bias method

```
(T_A = -40 \text{ to } +85^{\circ}C, 2.2 \text{ V} \le V_D \le 5.5 \text{ V}, \text{ Vss} = 0 \text{ V})
```

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
VL4 voltage	VL4	C1 to C4 = 0.47 $\mu$ F <sup>Note 2</sup>		VDD		V
VL2 voltage	VL2	C1 to C4 = 0.47 $\mu$ F <sup>Note 2</sup>	2/3 VL4 -	2/3 VL4	2/3 V <sub>L4</sub> +	V
			0.1		0.1	
VL1 voltage	VL1	C1 to C4 = 0.47 $\mu$ F <sup>Note 2</sup>	1/3 VL4 -	1/3 VL4	1/3 VL4 +	V
			0.1		0.1	
Capacitor split wait time <sup>Note 1</sup>	tvwait		100			ms

Notes 1. This is the wait time from when voltage bucking is started (VLCON = 1) until display is enabled (LCDON = 1).

2. This is a capacitor that is connected between voltage pins used to drive the LCD.

C1: A capacitor connected between CAPH and CAPL

C2: A capacitor connected between  $V_{\text{L1}}$  and GND

C3: A capacitor connected between  $V_{\mbox{\tiny L2}}$  and GND

C4: A capacitor connected between  $V_{L4}$  and GND

C1 = C2 = C3 = C4 = 0.47  $\mu$ F ± 30%



Fields of Application	A: Consumer applications	G: Industrial applications
Operating ambient temperature	$T_{A} = -40 \text{ to } +85^{\circ}\text{C}$	TA = -40 to +105°C
Operation mode operating voltage range	HS (high-speed main) mode: 2.7 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V@1 MHz to 24 MHz 2.4 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V@1 MHz to 16 MHz LS (low-speed main) mode: 1.8 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V@1 MHz to 8 MHz LV (low-voltage main) mode: 1.6 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V@1 MHz to 4 MHz	HS (high-speed main) mode only: 2.7 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V@1 MHz to 24 MHz 2.4 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V@1 MHz to 16 MHz
High-speed on-chip oscillator clock accuracy	$\begin{array}{l} 1.8 \ V \leq V_{DD} \leq 5.5 \ V: \\ \pm 1.0 \ \% \ @ \ Ta = -20 \ to \ +85^{\circ}C \\ \pm 1.5 \ \% \ @ \ Ta = -40 \ to \ -20^{\circ}C \\ 1.6 \ V \leq V_{DD} < 1.8 \ V: \\ \pm 5.0 \ \% \ @ \ Ta = -20 \ to \ +85^{\circ}C \\ \pm 5.5 \ \% \ @ \ Ta = -40 \ to \ -20^{\circ}C \end{array}$	2.4 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V: ±2.0 % @ T <sub>A</sub> = +85 to +105°C ±1.0 % @ T <sub>A</sub> = -20 to +85°C ±1.5 % @ T <sub>A</sub> = -40 to -20°C
Serial array unit	UART CSI: fclk/2 (16 Mbps supported), fClk/4 Simplified I <sup>2</sup> C	UART CSI: fc⊥k/4 Simplified I <sup>2</sup> C
IICA	Standard mode Fast mode Fast mode plus	Standard mode Fase mode
Voltage detector	<ul> <li>Rising: 1.67 V to 4.06 V (14 levels)</li> <li>Falling: 1.63 V to 3.98 V (14 levels)</li> </ul>	<ul> <li>Rising: 2.61 V to 4.06 V (8 levels)</li> <li>Falling: 2.55 V to 3.98 V (8 levels)</li> </ul>

"G: Industrial applications (T<sub>A</sub> = -40 to +105°C) differ from "A: Consumer applications" in function as follows:

**Remark** Electrical specifications of G: Industrial applications (T<sub>A</sub> = -40 to +105°C) differ from "A: Consumer applications". For details, see **3.1** to **3.11** below.



Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH1	P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P70 to P77, P125 to P127, P130, P137	Normal input buffer	0.8Vdd		Vdd	V
	VIH2	P03, P05, P06, P16, P17, P34, P43, P44, P46, P47, P53, P55	TTL input buffer 4.0 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V	2.2		Vdd	V
			TTL input buffer $3.3 \text{ V} \leq \text{V}_{\text{DD}} < 4.0 \text{ V}$	2.0		Vdd	V
			TTL input buffer 2.4 V $\leq$ V <sub>DD</sub> $<$ 3.3 V	1.5		V <sub>DD</sub>	V
	Vінз	P20, P21		0.7Vdd		VDD	V
	VIH4	P60, P61	0.7Vdd		6.0	V	
	VIH5	P121 to P124, P137, EXCLK, EXCLKS	, RESET	0.8VDD		VDD	V
Input voltage, low	VIL1	P00 to P07, P10 to P17, P22 to P27, P30 to P35, P40 to P47, P50 to P57, P70 to P77, P125 to P127, P130, P137	o P07, P10 to P17, P22 to P27, o P35, P40 to P47, P50 to P57, o P77, P125 to P127, P130,			0.2V <sub>DD</sub>	V
	VIL2	P03, P05, P06, P16, P17, P34, P43, P44, P46, P47, P53, P55	TTL input buffer 4.0 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V	0		0.8	V
			TTL input buffer $3.3 \text{ V} \leq \text{V}_{\text{DD}} < 4.0 \text{ V}$	0		0.5	V
			TTL input buffer 2.4 V $\leq$ V <sub>DD</sub> $<$ 3.3 V	0		0.32	V
	VIL3	P20, P21	0		0.3Vdd	V	
	VIL4	P60, P61	0		0.3VDD	V	
	VIL5	P121 to P124, P137, EXCLK, EXCLKS	, RESET	0		0.2V <sub>DD</sub>	V

(TA = -40 to +105°C, 2.4 V  $\leq$  VDD  $\leq$  5.5 V, Vss = 0 V)

- Caution The maximum value of V<sub>I</sub> of pins P00, P04 to P07, P16, P17, P35, P42 to P44, P46, P47, P53 to P56, and P130 is V<sub>DD</sub>, even in the N-ch open-drain mode.
- **Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



- **Notes 1.** Total current flowing into V<sub>DD</sub>, including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub> or V<sub>SS</sub>. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the LCD controller/driver, A/D converter, LVD circuit, comparator, I/O port, on-chip pull-up/pull-down resistors, and the current flowing during data flash rewrite.
  - 2. During HALT instruction execution by flash memory.
  - 3. When high-speed on-chip oscillator and subsystem clock are stopped.
  - 4. When high-speed system clock and subsystem clock are stopped.
  - 5. When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the realtime clock 2 is included. The current flowing into the clock output/buzzer output, 12-bit interval timer, and watchdog timer is not included.
  - 6. The current flowing into the real-time clock 2, clock output/buzzer output, 12-bit interval timer, and watchdog timer is not included.
  - 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below. HS (high-speed main) mode:  $2.7 \text{ V} \le V_{\text{DD}} \le 5.5 \text{ V} @1 \text{ MHz}$  to 24 MHz

#### 2.4 V $\leq$ V\_DD $\leq$ 5.5 V@1 MHz to 16 MHz

- 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- **Remarks 1.** f<sub>MX</sub>: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  - 2. fHOCO: High-speed on-chip oscillator clock frequency (48 MHz max.)
  - 3. fin: High-speed on-chip oscillator clock frequency (24 MHz max.)
  - **4.** fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
  - 5. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25°C



### **TI/TO Timing**





# 3.5.2 Serial interface IICA

#### $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	HS (high-speed main) Mode				Unit
			Standard Mode		Fast Mode		
			MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fsc∟	Fast mode: fc⊥κ≥ 3.5 MHz	_	_	0	400	kHz
		Normal mode: fc⊥κ≥ 1 MHz	0	100	_	-	kHz
Setup time of restart condition	tsu:sta		4.7		0.6		μs
Hold time <sup>Note 1</sup>	thd:sta		4.0		0.6		μs
Hold time when SCLA0 = "L"	<b>t</b> LOW		4.7		1.3		μs
Hold time when SCLA0 = "H"	tніgн		4.0		0.6		μs
Data setup time (reception)	tsu:dat		250		100		ns
Data hold time (transmission)Note 2	thd:dat		0 <sup>Note 3</sup>	3.45	0 <sup>Note 3</sup>	0.9	μs
Setup time of stop condition	tsu:sto		4.0		0.6		μs
Bus-free time	<b>t</b> BUF		4.7		1.3		μs

**Notes 1.** The first clock pulse is generated after this period when the start/restart condition is detected.

2. The maximum value (MAX.) of the:DAT is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

**Remark** The maximum value of C<sub>b</sub> (communication line capacitance) and the value of R<sub>b</sub> (communication line pull-up resistor) at that time in each mode are as follows.

 $\begin{array}{ll} \mbox{Standard mode:} & C_b = 400 \mbox{ pF}, \mbox{ R}_b = 2.7 \mbox{ } k\Omega \\ \mbox{Fast mode:} & C_b = 320 \mbox{ pF}, \mbox{ R}_b = 1.1 \mbox{ } k\Omega \\ \end{array}$ 

#### IICA serial transfer timing





# (3) When reference voltage (+) = internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pins: ANI0, ANI16 to ANI25

# (T<sub>A</sub> = -40 to +105°C, 2.4 V $\leq$ V<sub>DD</sub> $\leq$ 5.5 V, V<sub>SS</sub> = 0 V, Reference voltage (+) = V<sub>BGR</sub><sup>Note 3</sup>, Reference voltage (-) = AV<sub>REFM</sub><sup>Note 4</sup> = 0 V, HS (high-speed main) mode)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES				8		bit
Conversion time	<b>t</b> CONV	8-bit resolution	$2.4~V \leq V \text{DD} \leq 5.5~V$	17		39	μs
Zero-scale error <sup>Notes 1, 2</sup>	Ezs	8-bit resolution	$2.4~V \leq V \text{DD} \leq 5.5~V$			±0.60	%FSR
Integral linearity error <sup>Note 1</sup>	ILE	8-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±2.0	LSB
Differential linearity error <sup>Note 1</sup>	DLE	8-bit resolution	$2.4~V \leq V\text{DD} \leq 5.5~V$			±1.0	LSB
Analog input voltage	VAIN			0		VBGRNote 3	V

#### Notes 1. Excludes quantization error (±1/2 LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

#### 3. See 3.6.2 Temperature sensor/internal reference voltage characteristics.

### 3.6.2 Temperature sensor/internal reference voltage characteristics

#### (TA = -40 to +105°C, 2.4 V $\leq$ VDD $\leq$ 5.5 V, Vss = 0 V, HS (high-speed main) mode)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	VTMPS25	ADS register = 80H, TA = +25°C		1.05		V
Internal reference output voltage	VBGR	ADS register = 81H	1.38	1.45	1.5	V
Temperature coefficient	FVTMPS	Temperature sensor that depends on the temperature		-3.6		mV/°C
Operation stabilization wait time	tамр				5	μs



#### NOTES FOR CMOS DEVICES

- (1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN: Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL (MAX) and VIH (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and VIH (MIN).
- (2) HANDLING OF UNUSED INPUT PINS: Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.
- (3) PRECAUTION AGAINST ESD: A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.
- (4) STATUS BEFORE INITIALIZATION: Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.
- (5) POWER ON/OFF SEQUENCE: In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.
- (6) INPUT OF SIGNAL DURING POWER OFF STATE : Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.