

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	Z8
Core Size	8-Bit
Speed	16MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	24
Program Memory Size	4KB (4K x 8)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	237 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.600", 15.24mm)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z86e3016pec

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# **PIN IDENTIFICATION** (Continued)




Figure 5. 44-Pin LQFP Pin Configuration Standard Mode

Table 3. 44-Pin LQFP Pin Identification

Pin#	Symbol	Function	Direction		
1–2	P05-P06	Port 0, Pins 5,6	In/Output		
3–4	P14-P15	Port 1, Pins 4,5	In/Output		
5	P07	Port 0, Pin 7	In/Output		
6–7	V <sub>CC</sub>	Power Supply			
8–9	P16-P17	Port 1, Pins 6,7	In/Output		
10	XTAL2	Crystal Oscillator	Output		
11	XTAL1	Crystal Oscillator	Input		
12–14	P31-P33	Port 3, Pins 1,2,3	Input		
15	P34	Port 3, Pin 4	Output		
16	ĀS	Address Strobe	Output		
17	R/RL	ROM/ROMless select	Input		
18	RESET	Reset	Input		
19	P35	Port 3, Pin 5	Output		
20	P37	Port 3, Pin 7	Output		
21	P36	Port 3, Pin 6	Output		
22	P30	Port 3, Pin 0	Input		
23–24	P00-P01	Port 0, Pin 0,1	In/Output		
25–26	P10-P11	Port 1, Pins 0,1	In/Output		

Table 3. 44-Pin LQFP Pin Identification

27 28–29 30–31	P02 GND P12–P13	Port 0, Pin 2 Ground Port 1, Pins 2,3	In/Output
	P12–P13	<u> </u>	In /Outrout
30_31		Port 1, Pins 2,3	In /Otmt
30 31			In/Output
32	P03	Port 0, Pin 3	In/Output
33–37	P20-4	Port 2, Pins 0,1,2,3,4	In/Output
38	DS	Data Strobe	Output
39	NC	No Connection	
40	R/W	Read/Write	Output
41–43	P25-P27	Port 2, Pins 5,6,7	In/Output
44	P04	Port 0, Pin 4	In/Output




Figure 6. 40-Pin DIP Pin Configuration EPROM Mode

Table 4. 40-Pin DIP Package Pin Identification EPROM Mode

Pin #	Symbol	Function	Direction		
1	NC	No Connection			
2–4	D5-D7	Data 5,6,7	In/Output		
5–7	A4-A6	Address 4,5,6	Input		
8–9	NC	No Connection			
10	A7	Address 7	Input		
11	V <sub>CC</sub>	Power Supply			
12–14	NC	No Connection			
15	CE	Chip Select	Input		
16	ŌĒ	Output Enable	Input		
17	EPM	EPROM Prog. Mode	Input		
18	V <sub>PP</sub>	Prog. Voltage	Input		
19	A8	Address 8	Input		
20–21	NC	No Connection			
22	A9	Address 9	Input		
23	A11	Address 11	Input		
24	A10	Address 10	Input		
25	PGM	Prog. Mode	Input		
26–27	A0-A1	Address 0,1	Input		
28–29	NC	No Connection			
30	A2	Address 2	Input		
31	GND	Ground			
32–33	NC	No Connection			
34	A3	Address 3	Input		
35–39	D0-D4	Data 0,1,2,3,4	In/Output		
40	NC	No Connection			

### **PIN IDENTIFICATION** (Continued)




Figure 9. Standard Mode 28-Pin DIP/SOIC Pin Configuration




Figure 10. EPROM Programming Mode 28-Pin DIP/SOIC Pin Configuration



Pin #	Symbol	Function	Direction
1–3	P25-P27	Port 2, Pins 5,6,	In/Output
4–7	P04-P07	Port 0, Pins 4,5,6,7	In/Output
8	V <sub>CC</sub>	Power Supply	
9	XTAL2	Crystal Oscillator	Output
10	XTAL1	Crystal Oscillator	Input
11–13	P31-P33	Port 3, Pins 1,2,3	Input
14–15	P34-P35	Port 3, Pins 4,5	Output
16	P37	Port 3, Pin 7	Output
17	P36	Port 3, Pin 6	Output
18	P30	Port 3, Pin 0	Input
19–21	P00-P02	Port 0, Pins 0,1,2	In/Output
22	V <sub>SS</sub>	Ground	
23	P03	Port 0, Pin 3	In/Output
24–28	P20-P24	Port 2, Pins 0,1,2,3,4	In/Output




Figure 11. Standard Mode 28-Pin PLCC Pin Configuration

### **ABSOLUTE MAXIMUM RATINGS**

Parameter	Min	Max	Units
Ambient Temperature under Bias	-40	+105	С
Storage Temperature	-65	+150	С
Voltage on any Pin with Respect to V <sub>SS</sub> [Note 1]	-0.6	+7	V
Voltage on V <sub>DD</sub> Pin with Respect to V <sub>SS</sub>	-0.3	+7	V
Voltage on XTAL1 and RESET Pins with Respect to V <sub>SS</sub> [Note 2]	-0.6	V <sub>DD</sub> +1	V
Total Power Dissipation		1.21	W
Maximum Allowable Current out of V <sub>SS</sub>		220	mA
Maximum Allowable Current into V <sub>DD</sub>		180	mA
Maximum Allowable Current into an Input Pin [Note 3]	-600	+600	μΑ
Maximum Allowable Current into an Open-Drain Pin [Note 4]	-600	+600	μΑ
Maximum Allowable Output Current Sinked by Any I/O Pin		25	mA
Maximum Allowable Output Current Sourced by Any I/O Pin		25	mA
Maximum Allowable Output Current Sinked by RESET Pin		3 mA	

#### Notes:

- 1. This applies to all pins except XTAL pins and where otherwise noted.
- 2. There is no input protection diode from pin to  $V_{DD}$ .
- 3. This excludes XTAL pins.
- 4. Device pin is not at an output Low state.

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for an extended period may affect device reliability.

Total power dissipation should not exceed 1.2 W for the package. Power dissipation is calculated as follows:

Total Power Dissipation =  $V_{DD} x [I_{DD} - (sum of I_{OH})]$ 

- + sum of [  $(V_{DD} V_{OH}) \times I_{OH}$  ]
- + sum of  $(V_{0L} \times I_{0L})$

#### STANDARD TEST CONDITIONS

The characteristics listed below apply for standard test conditions as noted. All voltages are referenced to Ground. Positive current flows into the referenced pin (Test Load).




Figure 13. Test Load Diagram

# DC ELECTRICAL CHARACTERISTICS (Continued)

T <sub>A</sub> =-40 °C to +105 °C								
Sym	Parameter	V <sub>CC</sub> Note [3]	Min	Max	Typical @ 25°C	Units	Conditions	Notes
I <sub>ALH</sub>	Auto Latch High	4.5V	-1.0	-10	-3.8	μΑ	$0V < V_{IN} < V_{CC}$	9
	Current	5.5V	-1.0	-10	-3.8	μΑ	$0V < V_{IN} < V_{CC}$	9
$T_{POR}$	Power On Reset	4.5V	2.0	14	4	mS		
1 010		5.5V	2.0	14	4	mS		
$\overline{V_{LV}}$	Auto Reset Voltage		2.0	3.3	2.9	V		1

- 1. Device does function down to the Auto Reset voltage.
- 2. GND=0V
- 3. The  $V_{CC}$  voltage specification of 5.5V guarantees 5.0V  $\pm$  0.5V.
- 4. All outputs unloaded, I/O pins floating, inputs at rail.
- 5. CL1= CL2 = 22 pF
- 6. Same as note [4] except inputs at  $V_{CC}$ .
- 7. Maximum temperature is 70°C
- 8. STD Mode (not Low EMI Mode)
- 9. Auto Latch (mask option) selected
- 10. For analog comparator inputs when analog comparators are enabled.
- 11. Clock must be forced Low, when XTAL1 is clock driven and XTAL2 is floating.
- 12. Typicals are at  $V_{CC} = 5.0V$
- 13. Z86E40 only
- 14. WDT is not running.




Figure 14. External I/O or Memory Read/Write Timing Z86E40 Only

# **DC ELECTRICAL CHARACTERISTICS** (Continued)

			Note [3]				
No	Symbol	Parameter	V <sub>CC</sub>	Min	Max	Units	Notes
1	TdA(AS)	Address Valid to AS Rise	3.5V	25		ns	2
	,	Delay	5.5V	25		ns	
2	TdAS(A)	AS Rise to Address Float	3.5V	35		ns	2
		Delay	5.5V	35		ns	
3	TdAS(DR)	AS Rise to Read Data Req'd	3.5V		180	ns	1,2
		Valid	5.5V		180	ns	
4	TwAS	AS Low Width	3.5V	40		ns	2
			5.5V	40		ns	
5	TdAS(DS)	Address Float to DS Fall	3.5V	0		ns	
			5.5V	0		ns	
6	TwDSR	DS (Read) Low Width	3.5V	135		ns	1,2
			5.5V	135		ns	
7	TwDSW	DS (Write) Low Width	3.5V	80		ns	1,2
			5.5V	80		ns	
8	TdDSR(DR)	DS Fall to Read Data Req'd	3.5V		75	ns	1,2
		Valid	5.5V		75	ns	
9	ThDR(DS)	Read Data to DS Rise Hold	3.5V	0		ns	2
		Time	5.5V	0		ns	
10	TdDS(A)	DS Rise to Address Active	3.5V	50		ns	2
		Delay	5.5V	50		ns	
11	TdDS(AS)	DS Rise to AS Fall Delay	3.5V	35		ns	2
	, ,	•	5.5V	35		ns	
12	TdR/W(AS)	$R/\overline{W}$ Valid to $\overline{AS}$ Rise Delay	3.5V	25		ns	2
	, ,	·	5.5V	25		ns	
13	TdDS(R/W)	DS Rise to R/W Not Valid	3.5V	35		ns	2
	, ,		5.5V	35		ns	
14	TdDW(DSW)	Write Data Valid to DS Fall	3.5V	55	25	ns	2
	,	(Write) Delay	5.5V	55	25	ns	
15	TdDS(DW)	DS Rise to Write Data Not	3.5V	35		ns	2
	,	Valid Delay	5.5V	35		ns	
16	TdA(DR)	Address Valid to Read Data	3.5V		230	ns	1,2
	` ,	Req'd Valid	5.5V		230	ns	•
17	TdAS(DS)	AS Rise to DS Fall Delay	3.5V	45		ns	2
	, ,	•	5.5V	45		ns	
18	TdDM(AS)	DM Valid to AS Fall Delay	3.5V	30		ns	2
	` '	,	5.5V	30		ns	
20	ThDS(AS)	DS Valid to Address Valid	3.5V	35		ns	
-	· - /	Hold Time	5.5V	35		ns	

#### Notes:

- 1. When using extended memory timing, add 2 TpC.
- 2. Timing numbers given are for minimum TpC.
- 3. The V<sub>CC</sub> voltage specification of 5.5V guarantees 5.0V  $\pm$ 0.5V and the V<sub>CC</sub> voltage specification of 3.5V guarantees only 3.5V

# **Standard Test Load**

All timing references use 0.7  $\rm V_{CC}$  for a logic 1 and 0.2  $\rm V_{CC}$  for a logic 0.

For Standard Mode (not Low-EMI Mode for outputs) with SMR D1 = 0, D0 = 0.

# DC ELECTRICAL CHARACTERISTICS (Continued)

# **Handshake Timing Diagrams**




Figure 16. Input Handshake Timing




Figure 17. Output Handshake Timing

#### **PIN FUNCTIONS**

### **EPROM Programming Mode**

**D7–D0** Data Bus. The data can be read from or written to external memory through the data bus.

**A11–A0** Address Bus. During programming, the EPROM address is written to the address bus.

**V<sub>CC</sub>** Power Supply. This pin must supply 5V during the EPROM read mode and 6V during other modes.

**CE** Chip Enable (active Low). This pin is active during EPROM Read Mode, Program Mode, and Program Verify Mode.

**OE** Output Enable (active Low). This pin drives the direction of the Data Bus. When this pin is Low, the Data Bus is output, when High, the Data Bus is input.

**EPM** EPROM Program Mode. This pin controls the different EPROM Program Mode by applying different voltages.

 $\mathbf{V_{PP}}$  Program Voltage. This pin supplies the program voltage.

**PGM** Program Mode (active Low). When this pin is Low, the data is programmed to the EPROM through the Data Bus.

# **Application Precaution**

The production test-mode environment may be enabled accidentally during normal operation if excessive noise surges above V<sub>CC</sub> occur on pins XTAL1 and RESET.

In addition, processor operation of Z8 OTP devices may be affected by excessive noise surges on the  $V_{PP}$ ,  $\overline{CE}$ ,  $\overline{EPM}$ ,  $\overline{OE}$  pins while the microcontroller is in Standard Mode.

Recommendations for dampening voltage surges in both test and OTP mode include the following:

- Using a clamping diode to V<sub>CC</sub>
- Adding a capacitor to the affected pin

#### Standard Mode

**XTAL** Crystal 1 (time-based input). This pin connects a parallel-resonant crystal, ceramic resonator, LC, RC network, or external single-phase clock to the on-chip oscillator input.

**XTAL2** Crystal 2 (time-based output). This pin connects a parallel-resonant crystal, ceramic resonator, LC, or RC network to the on-chip oscillator output.

 $R/\overline{W}$  Read/Write (output, write Low). The  $R/\overline{W}$  signal is Low when the CCP is writing to the external program or data memory (Z86E40 only).

**RESET** Reset (input, active Low). Reset will initialize the MCU. Reset is accomplished either through Power-On, Watch-Dog Timer reset, STOP-Mode Recovery, or external reset. During Power-On Reset and Watch-Dog Timer Reset, the internally generated reset drives the reset pin low for the POR time. Any devices driving the reset line must be open-drain in order to avoid damage from a possible conflict during reset conditions. Pull-up is provided internally. After the POR time, RESET is a Schmitt-triggered input.

To avoid asynchronous and noisy reset problems, the Z86E40 is equipped with a reset filter of four external clocks (4TpC). If the external reset signal is less than 4TpC in duration, no reset occurs. On the fifth clock after the reset is detected, an internal RST signal is latched and held for an internal register count of 18 external clocks, or for the duration of the external reset, whichever is longer. During the reset cycle,  $\overline{DS}$  is held active Low while  $\overline{AS}$  cycles at a rate of TpC/2. Program execution begins at location 000CH, 5–10 TpC cycles after  $\overline{RESET}$  is released. For Power-On Reset, the reset output time is 5 ms. The Z86E40 does not reset WDTMR, SMR, P2M, and P3M registers on a STOP-Mode Recovery operation.

**ROMIess** (input, active Low). This pin, when connected to GND, disables the internal ROM and forces the device to function as a Z86C90/C89 ROMIess Z8. (Note that, when left unconnected or pulled High to  $V_{CC}$ , the device functions normally as a Z8 ROM version).


**Note:** When using in ROM Mode in High EMI (noisy) environment, the ROMless pins should be connected directly to  $V_{CC}$ .

### **PIN FUNCTIONS** (Continued)

**Port 1** (P17–P10). Port 1 is an 8-bit, bidirectional, CMOS-compatible port with multiplexed Address (A7–A0) and Data (D7–D0) ports. These eight I/O lines can be programmed as inputs or outputs or can be configured under software control as an Address/Data port for interfacing external memory. The input buffers are Schmitt-triggered and the output buffers can be globally programmed as either push-pull or open-drain. Low EMI output buffers can be globally programmed by the software. Port 1 can be placed under handshake control. In this configuration, Port 3, lines P33 and P34 are used as the handshake controls

RDY1 and /DAV1 (Ready and Data Available). To interface external memory, Port 1 must be programmed for the multiplexed Address/Data mode. If more than 256 external locations are required, Port 0 outputs the additional lines (Figure 19).

Port 1 can be placed in the high-impedance state along with Port 0,  $\overline{AS}$ ,  $\overline{DS}$ , and  $R/\overline{W}$ , allowing the Z86E40 to share common resources in multiprocessor and DMA applications.






Figure 19. Port 1 Configuration (Z86E40 Only)




Figure 21. Port 3 Configuration

Table 9. Port 3 Pin Assignments

Pin	I/O	CTC1	Analog	Interrupt	P0 HS	P1 HS	P2 HS	Ext
P30	IN			IRQ3				
P31	IN	T <sub>IN</sub>	AN1	IRQ2		D/R		
P32	IN		AN2	IRQ0	D/R			
P33	IN		REF	IRQ1		D/R		
P34	OUT		AN1-Out			R/D		/DM
P35	OUT				R/D			
P36	OUT	T <sub>OUT</sub>				R/D		
P37	OUT		An2-Out					

Register File. The register file consists of three I/O port registers, 236/125 general-purpose registers, 15 control and status registers, and three system configuration registers in the expanded register group. The instructions can access registers directly or indirectly through an 8-bit address field. This allows a short 4-bit register address using the Register Pointer (Figure 24). In the 4-bit mode, the register file is divided into 16 working register groups, each

occupying 16 continuous locations. The Register Pointer addresses the starting location of the active working-register group.

**Note:** Register Bank E0–EF can only be accessed through working register and indirect addressing modes. (This bank is available in Z86E30/E40 only.)




Figure 24. Register Pointer Register

**Expanded Register File** (ERF). The register file has been expanded to allow for additional system control registers, mapping of additional peripheral devices and input/output ports into the register address area. The Z8 register address space R0 through R15 is implemented as 16 groups of 16 registers per group (Figure 26). These register groups are known as the Expanded Register File (ERF).

The low nibble (D3–D0) of the Register Pointer (RP) select the active ERF group, and the high nibble (D7–D4) of register RP select the working register group. Three system configuration registers reside in the Expanded Register File at bank FH: PCON, SMR, and WDTMR. The rest of the Expanded Register is not physically implemented and is reserved for future expansion.

### **FUNCTIONAL DESCRIPTION** (Continued)

**General-Purpose Registers (GPR).** These registers are undefined after the device is powered up. The registers keep their last value after any reset, as long as the reset occurs in the  $V_{\rm CC}$  voltage-specified operating range. The register R254 is general-purpose on Z86E30/E31. R254 and R255 are set to 00H after any reset or STOP-Mode Recovery.

**RAM Protect.** The upper portion of the RAM's address spaces 80H to EFH (excluding the control registers) can be protected from reading and writing. This option can be selected during the EPROM Programming Mode. After this option is selected, the user can activate this feature from the internal EPROM. D6 of the IMR control register (R251) is used to turn off/on the RAM protect by loading a 0 or 1, respectively. A "1" in D6 indicates RAM Protect enabled. RAM Protect is not available on the Z86E31.

**Stack.** The Z86E40 external data memory or the internal register file can be used for the stack. The 16-bit Stack Pointer (R254–R255) is used for the external stack, which can reside anywhere in the data memory for ROMless mode, but only from 4096 to 65535 in ROM mode. An 8-bit Stack Pointer (R255) is used for the internal stack on the Z86E30/E31/E40 that resides within the 236 general-purpose registers (R4–R239). SPH (R254) can be used as a general-purpose register when using internal stack only. R254 and R255 are set to 00H after any reset or Stop-Mode Recovery.

**Counter/Timers.** There are two 8-bit programmable counter/timers (T0 and T1), each driven by its own 6-bit programmable prescaler. The T1 prescaler is driven by internal or external clock sources; however, the T0 prescaler is driven by the internal clock only (Figure 27).

The 6-bit prescalers can divide the input frequency of the clock source by any integer number from 1 to 64. Each prescaler drives its counter, which decrements the value (1 to 256), that has been loaded into the counter. When the counter reaches the end of count, a timer interrupt request, IRQ4 (T0) or IRQ5 (T1), is generated.

The counters can be programmed to start, stop, restart to continue, or restart from the initial value. The counters can also be programmed to stop upon reaching zero (single pass mode) or to automatically reload the initial value and continue counting (modulo-n continuous mode).

The counters, but not the prescalers, can be read at any time without disturbing their value or count mode. The clock source for T1 is user-definable and can be either the internal microprocessor clock divided by four, or an external signal input through Port 3. The Timer Mode register configures the external timer input (P31) as an external clock, a trigger input that can be retriggerable or non-retriggerable, or as a gate input for the internal clock. Port 3 line P36 serves as a timer output (T<sub>OUT</sub>) through which T0, T1, or the internal clock can be output. The counter/timers can be cascaded by connecting the T0 output to the input of T1.

# **FUNCTIONAL DESCRIPTION** (Continued)





Figure 31. STOP-Mode Recovery Register (Write-Only Except Bit D7, Which is Read-Only)

<sup>\*\*</sup> Default setting after RESET and STOP-Mode Recovery.

cycles from the execution of the first instruction after Power-On Reset, Watch-Dog reset or a STOP-Mode Recovery (Figures 33 and 34). After this point, the register cannot be modified by any means, intentional or otherwise. The WDTMR cannot be read and is located in Bank F of the Expanded Register Group at address location 0FH.



<sup>\*</sup> Default setting after RESET

Figure 33. Watch-Dog Timer Mode Register Write Only

### **FUNCTIONAL DESCRIPTION** (Continued)

#### **EPROM MODE**

Table 14 shows the programming voltages of each programming mode. Table 15, and figures that follow show the programming timing of each programming mode. Figure 38 shows the circuit diagram of a Z86E40 programming adapter, which adapts from 2764A to Z86E40 and Figure 39 shows the Z86E30/E31 Programming Adapter Circuitry. Figure 40 shows the flowchart of an Intelligent Programming Algorithm, which is compatible with 2764A EPROM (Z86E40 is 4K EPROM, 2764A is 8K EPROM). Since the EPROM size of Z86E30/E31/E40 differs from 2764A, the programming address range has to be set from 0000H to 0FFFH for the Z86E30/E40 and 0000H to 07FFH for Z86E31. Otherwise, the upper portion of EPROM data will overwrite the lower portion of EPROM data. Figure 39 shows the adaptation from the 2764A to Z86E30/E31.

**Note:** EPROM Protect feature allows the LDC, LDCI, LDE, and LDEI instructions from internal program memory. A ROM lookup table can be used with this feature.

During programming, the  $V_{PP}$  input pin supplies the programming voltage and current to the EPROM. This pin is also used to latch which EPROM mode is to be used (R/W EPROM or R/W Option bits). The mode is set by placing the correct mode number on the least significant bits of the address and raising the EPM pin above V. After a setup time, the  $V_{PP}$  pin can then be raised or lowered. The latched EPROM mode will remain until the EPM pin is reduced below  $V_{H}$ .

Mode Name	Mode #	LSB Addr
EPROM R/W	0	0000
Option Bit R/W	3	0011

EPROM R/W mode allows the programming of the user mode program ROM.

Option Bit R/W allows the programming of the Z8 option bits. When the device is latched into Option Bit R/W mode, the address must then be changed to 63 decimals (000000111111 Binary). The Options are mapped into this address as follows:

Bit	Option
7	Unused
6	Unused
5	32 KHz XTAL Option
4	Permanent WDT
3	Auto Latch Disable
2	RC Oscillator Option
1	RAM Protect
0	ROM Protect

Table 14 gives the proper conditions for EPROM R/W operations, once the mode is latched.

**Table 14. EPROM Programming Table** 

Programming								
Modes	$V_{PP}$	EPM	CE	ΟĒ	PGM	ADDR	DATA	v <sub>cc</sub> *
EPROM READ1	Х	V <sub>H</sub>	$V_{IL}$	$V_{IL}$	V <sub>IH</sub>	ADDR	Out	4.5V†
EPROM READ2	Χ	$V_{H}$	$V_{IL}$	$V_{IL}$	$V_{IH}$	ADDR	Out	5.5V†
PROGRAM	$V_{H}$	$V_{H}$	$V_{IL}$	$V_{IH}$	$V_{IL}$	ADDR	In	6.4V
PROGRAM VERIFY	V <sub>H</sub>	V <sub>H</sub>	$V_{IL}$	$V_{IL}$	V <sub>IH</sub>	ADDR	Out	6.0V
OPTION BIT PGM	V <sub>H</sub>	V <sub>H</sub>	$V_{IL}$	$V_{IH}$	$V_{IL}$	63	IN	6.4V
OPTION BIT READ	Χ	$V_{H}$	$V_{IL}$	$V_{IL}$	$V_{IH}$	63	OUT	6.0V

#### Notes:

 $V_H = 13.0 \ V \pm 0.1 \ V$ 

V<sub>IH</sub> = As per specific Z8 DC specification

VIL= As per specific Z8 DC specification

X=Not used, but must be set to  $V_{H}$ ,  $V_{IH}$ , or  $V_{IL}$  level.

NU = Not used, but must be set to either  $V_{IH}$  or  $V_{IL}$  level.

I<sub>PP</sub> during programming = 40 mA maximum.

 $I_{CC}$  during programming, verify, or read = 40 mA maximum.

**Table 15. EPROM Programming Timing** 

<b>Parameters</b>	Name	Min	Max	Units
1	Address Setup Time	2		μs
2	Data Setup Time	2		μs
3	V <sub>PP</sub> Setup	2		μs
4	V <sub>CC</sub> Setup Time	2		μs
5	Chip Enable Setup Time	2		μs
6	Program Pulse Width	0.95	1.05	ms
7	Data Hold Time	2		μs
8	OE Setup Time	2		μs
9	Data Access Time	200		ns
10	Data Output Float Time		100	ns
11	Overprogram Pulse Width/Option Program Pulse Width	2.85		ms
12	EPM Setup Time	2		μs
13	PGM Setup Time	2		μs
14	Address to OE Setup Time	2		μs
15	OE Width	250		ns
16	Address to OE Low	125		ns

 $<sup>^*</sup>V_{CC}$  has a tolerance of  $\pm 0.25V$ .

<sup>†</sup> Zilog recommends an EPROM read at  $V_{CC}$  = 4.5 V and 5.5 V to ensure proper device operations during the  $V_{CC}$  after programming, but  $V_{CC}$  = 5.0 V is acceptable.

#### **Z8 CONTROL REGISTER DIAGRAMS**




Figure 45. Reserved




Figure 46. Timer Mode Register F1H: Read/Write




Figure 47. Counter/Timer 1 Register F2H: Read/Write




Figure 48. Prescaler 1 Register F3H: Write Only




Figure 49. Counter/Timer 0 Register F4H; Read/Write




Figure 50. Prescaler 0 Register F5H: Write Only

### **Z8 CONTROL REGISTER DIAGRAMS** (Continued)




Figure 51. Port 2 Mode Register F6H: Write Only




Figure 52. Port 3 Mode Register F7H: Write Only




Figure 53. Port 0 and 1 Mode Register F8H: Write Only Z86E30/E31 Only




Figure 54. Interrupt Priority Register F9H: Write Only

# **Customer Support**

For answers to technical questions about the product, documentation, or any other issues with Zilog's offerings, please visit Zilog's Knowledge Base at <a href="http://www.zilog.com/kb">http://www.zilog.com/kb</a>.

For any comments, detail technical questions, or reporting problems, please visit Zilog's Technical Support at <a href="http://support.zilog.com">http://support.zilog.com</a>.