



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Active
Core Processor	Z8
Core Size	8-Bit
Speed	16MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	24
Program Memory Size	4KB (4K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	237 x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.600", 15.24mm)
Supplier Device Package	-
Purchase URL	<a href="https://www.e-xfl.com/product-detail/zilog/z86e3016psg">https://www.e-xfl.com/product-detail/zilog/z86e3016psg</a>

Power connections follow conventional descriptions below:

Connection	Circuit	Device
Power	V <sub>CC</sub>	V <sub>DD</sub>
Ground	GND	V <sub>SS</sub>



**Figure 1. Z86E30/E31/E40 Functional Block Diagram**




Figure 12. EPROM Programming Mode  
28-Pin PLCC Pin Configuration

Table 8. 28-Pin EPROM  
Pin Identification

Pin #	Symbol	Function	Direction
1–3	D5–D7	Data 5,6,7	In/Output
4–7	A4–A7	Address 4,5,6,7	Input
8	V <sub>CC</sub>	Power Supply	
9	NC	No connection	
10	$\overline{\text{CE}}$	Chip Select	Input
11	$\overline{\text{OE}}$	Output Enable	Input
12	EPM	EPROM Prog. Mode	Input
13	V <sub>PP</sub>	Prog. Voltage	Input
14–15	A8–A9	Address 8,9	Input
16	A11	Address 11	Input
17	A10	Address 10	Input
18	$\overline{\text{PGM}}$	Prog. Mode	Input
19–21	A0–A2	Address 0,1,2	Input
22	V <sub>SS</sub>	Ground	
23	A3	Address 3	Input
24–28	D0–D4	Data 0,1,2,3,4	In/Output

## ABSOLUTE MAXIMUM RATINGS

Parameter	Min	Max	Units
Ambient Temperature under Bias	-40	+105	C
Storage Temperature	-65	+150	C
Voltage on any Pin with Respect to $V_{SS}$ [Note 1]	-0.6	+7	V
Voltage on $V_{DD}$ Pin with Respect to $V_{SS}$	-0.3	+7	V
Voltage on XTAL1 and $\overline{RESET}$ Pins with Respect to $V_{SS}$ [Note 2]	-0.6	$V_{DD}+1$	V
Total Power Dissipation		1.21	W
Maximum Allowable Current out of $V_{SS}$		220	mA
Maximum Allowable Current into $V_{DD}$		180	mA
Maximum Allowable Current into an Input Pin [Note 3]	-600	+600	$\mu$ A
Maximum Allowable Current into an Open-Drain Pin [Note 4]	-600	+600	$\mu$ A
Maximum Allowable Output Current Sunk by Any I/O Pin		25	mA
Maximum Allowable Output Current Sourced by Any I/O Pin		25	mA
Maximum Allowable Output Current Sunk by $\overline{RESET}$ Pin		3 mA	

### Notes:

1. This applies to all pins except XTAL pins and where otherwise noted.
2. There is no input protection diode from pin to  $V_{DD}$ .
3. This excludes XTAL pins.
4. Device pin is not at an output Low state.

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for an extended period may affect device reliability.

Total power dissipation should not exceed 1.2 W for the package. Power dissipation is calculated as follows:

$$\begin{aligned} \text{Total Power Dissipation} = & V_{DD} \times [ I_{DD} - (\text{sum of } I_{OH}) ] \\ & + \text{sum of } [ (V_{DD} - V_{OH}) \times I_{OH} ] \\ & + \text{sum of } (V_{OL} \times I_{OL}) \end{aligned}$$

## STANDARD TEST CONDITIONS

The characteristics listed below apply for standard test conditions as noted. All voltages are referenced to Ground. Positive current flows into the referenced pin (Test Load).




Figure 13. Test Load Diagram

## DC ELECTRICAL CHARACTERISTICS (Continued)

				$T_A = 0^{\circ}\text{C to } 70^{\circ}\text{C}$ 16 MHz			
No	Symbol	Parameter	Note [3] $V_{CC}$	Min	Max	Units	Notes
1	TdA(AS)	Address Valid to $\overline{\text{AS}}$ Rise Delay	3.5V 5.5V	25 25		ns ns	2
2	TdAS(A)	$\overline{\text{AS}}$ Rise to Address Float Delay	3.5V 5.5V	35 35		ns ns	2
3	TdAS(DR)	$\overline{\text{AS}}$ Rise to Read Data Req'd Valid	3.5V 5.5V		180 180	ns ns	1,2
4	TwAS	$\overline{\text{AS}}$ Low Width	3.5V 5.5V	40 40		ns ns	2
5	TdAS(DS)	Address Float to $\overline{\text{DS}}$ Fall	3.5V 5.5V	0 0		ns ns	
6	TwDSR	$\overline{\text{DS}}$ (Read) Low Width	3.5V 5.5V	135 135		ns ns	1,2
7	TwDSW	$\overline{\text{DS}}$ (Write) Low Width	3.5V 5.5V	80 80		ns ns	1,2
8	TdDSR(DR)	$\overline{\text{DS}}$ Fall to Read Data Req'd Valid	3.5V 5.5V		75 75	ns ns	1,2
9	ThDR(DS)	Read Data to $\overline{\text{DS}}$ Rise Hold Time	3.5V 5.5V	0 0		ns ns	2
10	TdDS(A)	$\overline{\text{DS}}$ Rise to Address Active Delay	3.5V 5.5V	50 50		ns ns	2
11	TdDS(AS)	$\overline{\text{DS}}$ Rise to $\overline{\text{AS}}$ Fall Delay	3.5V 5.5V	35 35		ns ns	2
12	TdR/W(AS)	R/ $\overline{\text{W}}$ Valid to $\overline{\text{AS}}$ Rise Delay	3.5V 5.5V	25 25		ns ns	2
13	TdDS(R/W)	$\overline{\text{DS}}$ Rise to R/ $\overline{\text{W}}$ Not Valid	3.5V 5.5V	35 35		ns ns	2
14	TdDW(DSW)	Write Data Valid to $\overline{\text{DS}}$ Fall (Write) Delay	3.5V 5.5V	55 55	25 25	ns ns	2
15	TdDS(DW)	$\overline{\text{DS}}$ Rise to Write Data Not Valid Delay	3.5V 5.5V	35 35		ns ns	2
16	TdA(DR)	Address Valid to Read Data Req'd Valid	3.5V 5.5V		230 230	ns ns	1,2
17	TdAS(DS)	$\overline{\text{AS}}$ Rise to $\overline{\text{DS}}$ Fall Delay	3.5V 5.5V	45 45		ns ns	2
18	TdDM(AS)	$\overline{\text{DM}}$ Valid to $\overline{\text{AS}}$ Fall Delay	3.5V 5.5V	30 30		ns ns	2
20	ThDS(AS)	$\overline{\text{DS}}$ Valid to Address Valid Hold Time	3.5V 5.5V	35 35		ns ns	

### Notes:

1. When using extended memory timing, add 2 TpC.
2. Timing numbers given are for minimum TpC.
3. The  $V_{CC}$  voltage specification of 5.5V guarantees 5.0V  $\pm 0.5$ V and the  $V_{CC}$  voltage specification of 3.5V guarantees only 3.5V

### Standard Test Load

All timing references use 0.7  $V_{CC}$  for a logic 1 and 0.2  $V_{CC}$  for a logic 0.

For Standard Mode (not Low-EMI Mode for outputs) with SMR D1 = 0, D0 = 0.

DC ELECTRICAL CHARACTERISTICS (Continued)

Handshake Timing Diagrams




Figure 16. Input Handshake Timing





Figure 17. Output Handshake Timing

**Port 2** (P27–P20). Port 2 is an 8-bit, bidirectional, CMOS-compatible I/O port. These eight I/O lines can be configured under software control as an input or output, independently. All input buffers are Schmitt-triggered. Bits programmed as outputs can be globally programmed as either push-pull or open-drain. Low EMI output buffers can

be globally programmed by the software. When used as an I/O port, Port 2 can be placed under handshake control.

In Handshake Mode, Port 3 lines P31 and P36 are used as handshake control lines. The handshake direction is determined by the configuration (input or output) assigned to bit 7 of Port 2 (Figure 20).



**Figure 20. Port 2 Configuration**

## PIN FUNCTIONS (Continued)

**Comparator Inputs.** Port 3, P31, and P32, each have a comparator front end. The comparator reference voltage P33 is common to both comparators. In analog mode, P31 and P32 are the positive input of the comparators and P33 is the reference voltage of the comparators.

**Auto Latch.** The Auto Latch puts valid CMOS levels on all CMOS inputs (except P33–P31) that are not externally driven. Whether this level is 0 or 1, cannot be determined. A valid CMOS level, rather than a floating node, reduces excessive supply current flow in the input buffer. Auto Latches are available on Port 0, Port 2, and P30. There are no Auto Latches on P31, P32, and P33.

**Low EMI Emission.** The Z86E40 can be programmed to operate in a low EMI Emission Mode in the PCON register. The oscillator and all I/O ports can be programmed as low EMI emission mode independently. Use of this feature results in:

- The pre-drivers slew rate reduced to 10 ns typical.
- Low EMI output drivers have resistance of 200 Ohms (typical).
- Low EMI Oscillator.
- Internal SCLK/TCLK= XTAL operation limited to a maximum of 4 MHz – 250 ns cycle time, when Low EMI Oscillator is selected and system clock (SCLK = XTAL, SMR Reg. Bit D1 =1).
- **Note for emulation only:**  
Do not set the emulator to emulate Port 1 in low EMI mode. Port 1 must always be configured in Standard Mode.



FUNCTIONAL DESCRIPTION

The MCU incorporates the following special functions to enhance the standard Z8 architecture to provide the user with increased design flexibility.

**RESET.** The device is reset in one of three ways:

- 1. Power-On Reset
- 2. Watch-Dog Timer
- 3. STOP-Mode Recovery Source

**Note:** Having the Auto Power-On Reset circuitry built-in, the MCU does not need to be connected to an external power-on reset circuit. The reset time is 5 ms (typical). The MCU does not reinitialize WDTMR, SMR, P2M, and P3M registers to their reset values on a STOP-Mode Recovery operation.

**Note:** The device  $V_{CC}$  must rise up to the operating  $V_{CC}$  specification before the TPOR expires.

**Program Memory.** The MCU can address up to 4 KB of Internal Program Memory (Figure 22). The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16-bit vectors that correspond to the six available interrupts. For EPROM mode, byte 12 (000CH) to address 4095 (0FFFH) consists of program-mable EPROM. After reset, the program counter points at the address 000CH, which is the starting address of the user program.

In ROMless mode, the Z86E40 can address up to 64 KB of External Program Memory. The ROM/ROMless option is only available on the 44-pin devices.




Figure 22. Program Memory Map  
(ROMless Z86E40 Only)

**EPROM Protect.** When in ROM Protect Mode, and executing out of External Program Memory, instructions LDC, LDCI, LDE, and LDEI cannot read Internal Program Memory.

When in ROM Protect Mode and executing out of Internal Program Memory, instructions LDC, LDCI, LDE, and LDEI can read Internal Program Memory.

FUNCTIONAL DESCRIPTION (Continued)

**Data Memory ( $\overline{DM}$ ).** In EPROM Mode, the Z86E40 can address up to 60 KB of external data memory beginning at location 4096. In ROMless mode, the Z86E40 can address up to 64 KB of data memory. External data memory may be included with, or separated from, the external program memory space.  $\overline{DM}$ , an optional I/O function that can be

programmed to appear on pin P34, is used to distinguish between data and program memory space (Figure 23). The state of the  $\overline{DM}$  signal is controlled by the type of instruction being executed. An LDC opcode references PROGRAM ( $\overline{DM}$  inactive) memory, and an LDE instruction references data ( $\overline{DM}$  active Low) memory.




Figure 23. Data Memory Map

FUNCTIONAL DESCRIPTION (Continued)




Figure 25. Register Pointer




Figure 27. Counter/Timer Block Diagram

FUNCTIONAL DESCRIPTION (Continued)

**Power-On Reset (POR).** A timer circuit clocked by a dedicated on-board RC oscillator is used for the Power-On Reset (POR) timer function. The POR timer allows  $V_{CC}$  and the oscillator circuit to stabilize before instruction execution begins.

The POR timer circuit is a one-shot timer triggered by one of three conditions:

- 1. Power fail to Power OK status
- 2. Stop-Mode Recovery (if D5 of SMR=0)
- 3. WDT time-out

The POR time is a nominal 5 ms. Bit 5 of the STOP mode Register (SMR) determines whether the POR timer is bypassed after STOP-Mode Recovery (typical for an external clock and RC/LC oscillators with fast start up times).

**HALT.** Turns off the internal CPU clock, but not the XTAL oscillation. The counter/timers and external interrupt IRQ0, IRQ1, and IRQ2 remain active. The device is recovered by interrupts, either externally or internally generated. An interrupt request must be executed (enabled) to exit HALT Mode. After the interrupt service routine, the program continues from the instruction after the HALT.

In order to enter STOP or HALT Mode, it is necessary to first flush the instruction pipeline to avoid suspending execution in mid-instruction. To do this, the user must execute a NOP (Opcode=FFH) immediately before the appropriate sleep instruction, that is:

FF	NOP	; clear the pipeline
6F	STOP	; enter STOP Mode
or		
FF	NOP	; clear the pipeline
7F	HALT	; enter HALT Mode

**STOP.** This instruction turns off the internal clock and external crystal oscillation and reduces the standby current to 10 microamperes or less. STOP Mode is terminated by one of the following resets: either by WDT time-out, POR, a Stop-Mode Recovery Source, which is defined by the SMR register or external reset. This causes the processor to restart the application program at address 000CH.

**Port Configuration Register (PCON).** The PCON register configures the ports individually; comparator output on Port 3, open-drain on Port 0 and Port 1, low EMI on Ports 0, 1, 2 and 3, and low EMI oscillator. The PCON register is located in the expanded register file at Bank F, location 00 (Figure 30).




Figure 30. Port Configuration Register (PCON)  
(Write Only)

FUNCTIONAL DESCRIPTION (Continued)




Figure 34. Resets and WDT

## Z86E40 TIMING DIAGRAMS




Figure 37. Timing Diagram of EPROM Program and Verify Modes






Figure 40. Z86E40 Programming Algorithm




## EXPANDED REGISTER FILE CONTROL REGISTERS




### Figure 41. Port Configuration Register Write Only



### Figure 43. Watch-Dog Timer Mode Register Write Only



**Figure 42. STOP-Mode Recovery Register  
Write Only Except Bit D7, Which is Read Only**



**Figure 44. STOP-Mode Recovery Register 2  
Write Only**

Z8 CONTROL REGISTER DIAGRAMS (Continued)




Figure 51. Port 2 Mode Register  
F6H: Write Only




Figure 52. Port 3 Mode Register  
F7H: Write Only




Figure 53. Port 0 and 1 Mode Register  
F8H: Write Only  
Z86E30/E31 Only







Figure 54. Interrupt Priority Register  
F9H: Write Only




**Figure 55. Interrupt Request Register**  
**FAH: Read/Write**




**Figure 56. Interrupt Mask Register**  
**FBH: Read/Write**




**Figure 57. Flag Register**  
**FCH: Read/Write**



**Figure 58. Register Pointer**  
**FDH: Read/Write**



**Figure 59. Stack Pointer High**  
**FEH: Read/Write**



**Figure 60. Stack Pointer Low**  
**FFH: Read/Write**

PACKAGE INFORMATION (Continued)

PACKAGE INFORMATION




Figure 61. 40-Pin DIP Package Diagram




Figure 62. 44-Pin PLCC Package Diagram




Figure 63. 44-Pin LQFP Package Diagram