



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	Z8
Core Size	8-Bit
Speed	16MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	24
Program Memory Size	4KB (4K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	237 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	28-LCC (J-Lead)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z86e3016vec

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Power connections follow conventional descriptions below:

Connection	Circuit	Device
Power	V _{CC}	V_{DD}
Ground	GND	V _{SS}




Figure 1. Z86E30/E31/E40 Functional Block Diagram




Figure 2. EPROM Programming Block Diagram




Figure 6. 40-Pin DIP Pin Configuration EPROM Mode

Table 4. 40-Pin DIP Package Pin Identification EPROM Mode

Pin #	Symbol	Function	Direction
1	NC	No Connection	
2–4	D5-D7	Data 5,6,7	In/Output
5–7	A4-A6	Address 4,5,6	Input
8–9	NC	No Connection	
10	A7	Address 7	Input
11	V _{CC}	Power Supply	
12–14	NC	No Connection	
15	CE	Chip Select	Input
16	ŌĒ	Output Enable	Input
17	EPM	EPROM Prog. Mode	Input
18	V _{PP}	Prog. Voltage	Input
19	A8	Address 8	Input
20–21	NC	No Connection	
22	A9	Address 9	Input
23	A11	Address 11	Input
24	A10	Address 10	Input
25	PGM	Prog. Mode	Input
26–27	A0-A1	Address 0,1	Input
28–29	NC	No Connection	
30	A2	Address 2	Input
31	GND	Ground	
32–33	NC	No Connection	
34	A3	Address 3	Input
35–39	D0-D4	Data 0,1,2,3,4	In/Output
40	NC	No Connection	

CAPACITANCE

 T_A = 25°C, V_{CC} = GND = 0V, f = 1.0 MHz; unmeasured pins returned to GND.

Parameter	Min	Max
Input capacitance	0	12 pF
Output capacitance	0	12 pF
I/O capacitance	0	12 pF

DC ELECTRICAL CHARACTERISTICS

T _A = 0 °C to +70 °C								
		v_{cc}			Typical			
Sym	Parameter	Note [3]	Min	Max	@ 25°C	Units	Conditions	Notes
$\overline{V_{CH}}$	Clock Input High Voltage	3.5V	0.7 V _{CC}	V _{CC} +0.3	1.8	V	Driven by External	
		5.5V	$0.7\mathrm{V}_{\mathrm{CC}}$	V _{CC} +0.3	2.5	V	Clock Generator	
$\overline{V_{CL}}$	Clock Input Low Voltage	3.5V	GND -0.3	0.2 V _{CC}	0.9	V	Driven by External	
0-		4.5V	GND -0.3	0.2 V _{CC}	1.5	V	Clock Generator	
$\overline{V_IH}$	Input High Voltage	3.5V	0.7 V _{CC}	V _{CC} +0.3	2.5	V		
		5.5V	0.7 V _{CC}	V _{CC} +0.3	2.5	V		
$\overline{V_{IL}}$	Input Low Voltage	3.5V	GND -0.3	0.2 V _{CC}	1.5	V		
		5.5V	GND -0.3	0.2 V _{CC}	1.5	V		
$\overline{V_{OH}}$	Output High Voltage	3.5V	V _{CC} -0.4		3.3	V	$I_{OH} = -0.5 \text{ mA}$	
.	Low EMI Mode	5.5V	V _{CC} -0.4		4.8	V		
V_{OH1}	Output High Voltage	3.5V	V _{CC} -0.4		3.3	V	I _{OH} = -2.0 mA	
0111		5.5V	V _{CC} -0.4		4.8	V	$I_{OH} = -2.0 \text{ mA}$	
$\overline{V_{OL}}$	Output Low Voltage	3.5V		0.4	0.2	V	I _{OL} = 1.0 mA	
0-	Low EMI Mode	4.5V		0.4	0.2	V	$I_{OL} = 1.0 \text{ mA}$	
$\overline{V_{OL1}}$	Output Low Voltage	3.5V		0.4	0.1	V	$I_{OL} = + 4.0 \text{ mA}$	8
		4.5V		0.4	0.1	V	$I_{OL} = + 4.0 \text{ mA}$	8
$\overline{V_{OL2}}$	Output Low Voltage	3.5V		1.2	0.5	V	I _{OL} = + 12 mA	8
		4.5V		1.2	0.5	V	$I_{OL} = + 12 \text{ mA}$	8
$\overline{V_{RH}}$	Reset Input High	3.5V	.8 V _{CC}	V _{CC}	1.7	V		
	Voltage	5.5V	.8 V _{CC}	V _{CC}	2.1	V		
$\overline{V_{RL}}$	Reset Input Low Voltage	3.5V	GND -0.3	0.2 V _{CC}	1.3	V		13
		5.5V	GND -0.3	0.2 V _{CC}	1.7	V		
$\overline{V_{OLR}}$	Reset Output Low	3.5V		0.6	0.3	V	I _{OL} = 1.0 mA	
	Voltage	5.5V		0.6	0.2	V	$I_{OL} = 1.0 \text{ mA}$	
$\overline{V_{OFFSET}}$	Comparator Input	3.5V		25	10	mV		
	Offset Voltage	4.5V		25	10	mV		
V_{ICR}	Input Common Mode	3.5V	0	V _{CC} -1.0V		V		10
	Voltage Range	5.5V	0	V _{CC} -1.0V		V		10
I _{IL}	Input Leakage	3.5V	-1	2	0.032	μΑ	$V_{IN} = 0V, V_{CC}$	
		4.5V	-1	2	0.032	μΑ	$V_{IN} = 0V, V_{CC}$	
I _{OL}	Output Leakage	3.5V	-1	2	0.032	μΑ	$V_{IN} = 0V, V_{CC}$	
		4.5V	-1	2	0.032	μΑ	$V_{IN} = 0V, V_{CC}$	
$\overline{I_{IR}}$	Reset Input Current	3.5V	-20	-130	-65	μΑ		
÷ ÷		4.5V	-20	-180	-112	μA		

T_{A}	= -40°C to 105°C
	16 MHz

			Note [3]				
No	Symbol	Parameter	v_{cc}	Min	Max	Units	Notes
1	TdA(AS)	Address Valid to AS Rise	4.5V	25		ns	2
		Delay	5.5V	25		ns	
2	TdAS(A)	ASAS Rise to Address Float	4.5V	35		ns	2
		Delay	5.5V	35		ns	
3	TdAS(DR)	AS Rise to Read Data Req'd	4.5V		180	ns	1,2
		Valid	5.5V		180	ns	
4	TwAS	AS Low Width	4.5V	40		ns	2
			5.5V	40		ns	
5	TdAS(DS)	Address Float to DS Fall	4.5V	0		ns	
			5.5V	0		ns	
6	TwDSR	DS (Read) Low Width	4.5V	135		ns	1,2
			5.5V	135		ns	
7	TwDSW	DS (Write) Low Width	4.5V	80		ns	1,2
			5.5V	80		ns	
8	TdDSR(DR)	DS Fall to Read Data Req'd	4.5V		75	ns	1,2
		Valid	5.5V		75	ns	
9	ThDR(DS)	Read Data to DS Rise Hold	4.5V	0		ns	2
		Time	5.5V	0		ns	
10	TdDS(A)	DS Rise to Address Active	4.5V	50		ns	2
		Delay	5.5V	50		ns	
11	TdDS(AS)	DS Rise to AS Fall Delay	4.5V	35		ns	2
		•	5.5V	35		ns	
12	TdR/W(AS)	R/W Valid to AS Rise Delay	4.5V	25		ns	2
	, ,	•	5.5V	25		ns	
13	TdDS(R/W)	DS Rise to R/W Not Valid	4.5V	35		ns	2
	, ,		5.5V	35		ns	
14	TdDW(DSW)	Write Data Valid to DS Fall	4.5V	55	25	ns	2
		(Write) Delay	5.5V	55	25	ns	
15	TdDS(DW)	DS Rise to Write Data Not	4.5V	35		ns	2
	, ,	Valid Delay	5.5V	35		ns	
16	TdA(DR)	Address Valid to Read Data	4.5V		230	ns	1,2
	,	Req'd Valid	5.5V		230	ns	
17	TdAS(DS)	AS Rise to DS Fall Delay	4.5V	45		ns	2
	` ,	•	5.5V	45		ns	
18	TdDM(AS)	/DM Valid to AS Fall Delay	4.5V	30		ns	2
	,	,	5.5V	30		ns	
20	ThDS(AS)	DS Valid to Address Valid	4.5V	35		ns	
	` ,	Hold Time	5.5V	35		ns	
-							

Notes:

- 1. When using extended memory timing, add 2 TpC.
- 2. Timing numbers given are for minimum TpC.
- 3. The V_{CC} voltage specification of 5.5V guarantees 5.0V \pm 0.5V and the V_{CC} voltage specification of 3.5V guarantees only 3.5V

Standard Test Load

All timing references use 0.7 V_{CC} for a logic 1 and 0.2 V_{CC} for a logic 0.

For Standard Mode (not Low-EMI Mode for outputs) with SMR, D1 = 0, D0 = 0.

DC ELECTRICAL CHARACTERISTICS (Continued)

Handshake Timing Diagrams




Figure 16. Input Handshake Timing




Figure 17. Output Handshake Timing

PIN FUNCTIONS

EPROM Programming Mode

D7–D0 Data Bus. The data can be read from or written to external memory through the data bus.

A11–A0 Address Bus. During programming, the EPROM address is written to the address bus.

V_{CC} Power Supply. This pin must supply 5V during the EPROM read mode and 6V during other modes.

CE Chip Enable (active Low). This pin is active during EPROM Read Mode, Program Mode, and Program Verify Mode.

OE Output Enable (active Low). This pin drives the direction of the Data Bus. When this pin is Low, the Data Bus is output, when High, the Data Bus is input.

EPM EPROM Program Mode. This pin controls the different EPROM Program Mode by applying different voltages.

 $\mathbf{V_{PP}}$ Program Voltage. This pin supplies the program voltage.

PGM Program Mode (active Low). When this pin is Low, the data is programmed to the EPROM through the Data Bus.

Application Precaution

The production test-mode environment may be enabled accidentally during normal operation if excessive noise surges above V_{CC} occur on pins XTAL1 and RESET.

In addition, processor operation of Z8 OTP devices may be affected by excessive noise surges on the V_{PP} , \overline{CE} , \overline{EPM} , \overline{OE} pins while the microcontroller is in Standard Mode.

Recommendations for dampening voltage surges in both test and OTP mode include the following:

- Using a clamping diode to V_{CC}
- Adding a capacitor to the affected pin

Standard Mode

XTAL Crystal 1 (time-based input). This pin connects a parallel-resonant crystal, ceramic resonator, LC, RC network, or external single-phase clock to the on-chip oscillator input.

XTAL2 Crystal 2 (time-based output). This pin connects a parallel-resonant crystal, ceramic resonator, LC, or RC network to the on-chip oscillator output.

 R/\overline{W} Read/Write (output, write Low). The R/\overline{W} signal is Low when the CCP is writing to the external program or data memory (Z86E40 only).

RESET Reset (input, active Low). Reset will initialize the MCU. Reset is accomplished either through Power-On, Watch-Dog Timer reset, STOP-Mode Recovery, or external reset. During Power-On Reset and Watch-Dog Timer Reset, the internally generated reset drives the reset pin low for the POR time. Any devices driving the reset line must be open-drain in order to avoid damage from a possible conflict during reset conditions. Pull-up is provided internally. After the POR time, RESET is a Schmitt-triggered input.

To avoid asynchronous and noisy reset problems, the Z86E40 is equipped with a reset filter of four external clocks (4TpC). If the external reset signal is less than 4TpC in duration, no reset occurs. On the fifth clock after the reset is detected, an internal RST signal is latched and held for an internal register count of 18 external clocks, or for the duration of the external reset, whichever is longer. During the reset cycle, \overline{DS} is held active Low while \overline{AS} cycles at a rate of TpC/2. Program execution begins at location 000CH, 5–10 TpC cycles after \overline{RESET} is released. For Power-On Reset, the reset output time is 5 ms. The Z86E40 does not reset WDTMR, SMR, P2M, and P3M registers on a STOP-Mode Recovery operation.

ROMIess (input, active Low). This pin, when connected to GND, disables the internal ROM and forces the device to function as a Z86C90/C89 ROMIess Z8. (Note that, when left unconnected or pulled High to V_{CC} , the device functions normally as a Z8 ROM version).


Note: When using in ROM Mode in High EMI (noisy) environment, the ROMless pins should be connected directly to V_{CC} .

PIN FUNCTIONS (Continued)

Port 1 (P17–P10). Port 1 is an 8-bit, bidirectional, CMOS-compatible port with multiplexed Address (A7–A0) and Data (D7–D0) ports. These eight I/O lines can be programmed as inputs or outputs or can be configured under software control as an Address/Data port for interfacing external memory. The input buffers are Schmitt-triggered and the output buffers can be globally programmed as either push-pull or open-drain. Low EMI output buffers can be globally programmed by the software. Port 1 can be placed under handshake control. In this configuration, Port 3, lines P33 and P34 are used as the handshake controls

RDY1 and /DAV1 (Ready and Data Available). To interface external memory, Port 1 must be programmed for the multiplexed Address/Data mode. If more than 256 external locations are required, Port 0 outputs the additional lines (Figure 19).

Port 1 can be placed in the high-impedance state along with Port 0, \overline{AS} , \overline{DS} , and R/\overline{W} , allowing the Z86E40 to share common resources in multiprocessor and DMA applications.






Figure 19. Port 1 Configuration (Z86E40 Only)




Figure 21. Port 3 Configuration

Table 9. Port 3 Pin Assignments

Pin	I/O	CTC1	Analog	Interrupt	P0 HS	P1 HS	P2 HS	Ext
P30	IN			IRQ3				
P31	IN	T _{IN}	AN1	IRQ2		D/R		
P32	IN		AN2	IRQ0	D/R			
P33	IN		REF	IRQ1		D/R		
P34	OUT		AN1-Out			R/D		/DM
P35	OUT				R/D			
P36	OUT	T _{OUT}				R/D		
P37	OUT		An2-Out					

PIN FUNCTIONS (Continued)

Comparator Inputs. Port 3, P31, and P32, each have a comparator front end. The comparator reference voltage P33 is common to both comparators. In analog mode, P31 and P32 are the positive input of the comparators and P33 is the reference voltage of the comparators.

Auto Latch. The Auto Latch puts valid CMOS levels on all CMOS inputs (except P33–P31) that are not externally driven. Whether this level is 0 or 1, cannot be determined. A valid CMOS level, rather than a floating node, reduces excessive supply current flow in the input buffer. Auto Latches are available on Port 0, Port 2, and P30. There are no Auto Latches on P31, P32, and P33.

Low EMI Emission. The Z86E40 can be programmed to operate in a low EMI Emission Mode in the PCON register. The oscillator and all I/O ports can be programmed as low EMI emission mode independently. Use of this feature results in:

- The pre-drivers slew rate reduced to 10 ns typical.
- Low EMI output drivers have resistance of 200 Ohms (typical).
- Low EMI Oscillator.
- Internal SCLK/TCLK= XTAL operation limited to a maximum of 4 MHz 250 ns cycle time, when Low EMI Oscillator is selected and system clock (SCLK = XTAL, SMR Reg. Bit D1 =1).

■ Note for emulation only:

Do not set the emulator to emulate Port 1 in low EMI mode. Port 1 must always be configured in Standard Mode.

Data Memory ($\overline{\text{DM}}$). In EPROM Mode, the Z86E40 can address up to 60 KB of external data memory beginning at location 4096. In ROMless mode, the Z86E40 can address up to 64 KB of data memory. External data memory may be included with, or separated from, the external program memory space. $\overline{\text{DM}}$, an optional I/O function that can be

programmed to appear on pin P34, is used to distinguish between data and program memory space (Figure 23). The state of the \overline{DM} signal is controlled by the type of instruction being executed. An LDC opcode references PROGRAM (\overline{DM} inactive) memory, and an LDE instruction references data (\overline{DM} active Low) memory.




Figure 23. Data Memory Map

Register File. The register file consists of three I/O port registers, 236/125 general-purpose registers, 15 control and status registers, and three system configuration registers in the expanded register group. The instructions can access registers directly or indirectly through an 8-bit address field. This allows a short 4-bit register address using the Register Pointer (Figure 24). In the 4-bit mode, the register file is divided into 16 working register groups, each

occupying 16 continuous locations. The Register Pointer addresses the starting location of the active working-register group.

Note: Register Bank E0–EF can only be accessed through working register and indirect addressing modes. (This bank is available in Z86E30/E40 only.)




Figure 24. Register Pointer Register

Expanded Register File (ERF). The register file has been expanded to allow for additional system control registers, mapping of additional peripheral devices and input/output ports into the register address area. The Z8 register address space R0 through R15 is implemented as 16 groups of 16 registers per group (Figure 26). These register groups are known as the Expanded Register File (ERF).

The low nibble (D3–D0) of the Register Pointer (RP) select the active ERF group, and the high nibble (D7–D4) of register RP select the working register group. Three system configuration registers reside in the Expanded Register File at bank FH: PCON, SMR, and WDTMR. The rest of the Expanded Register is not physically implemented and is reserved for future expansion.

General-Purpose Registers (GPR). These registers are undefined after the device is powered up. The registers keep their last value after any reset, as long as the reset occurs in the $V_{\rm CC}$ voltage-specified operating range. The register R254 is general-purpose on Z86E30/E31. R254 and R255 are set to 00H after any reset or STOP-Mode Recovery.

RAM Protect. The upper portion of the RAM's address spaces 80H to EFH (excluding the control registers) can be protected from reading and writing. This option can be selected during the EPROM Programming Mode. After this option is selected, the user can activate this feature from the internal EPROM. D6 of the IMR control register (R251) is used to turn off/on the RAM protect by loading a 0 or 1, respectively. A "1" in D6 indicates RAM Protect enabled. RAM Protect is not available on the Z86E31.

Stack. The Z86E40 external data memory or the internal register file can be used for the stack. The 16-bit Stack Pointer (R254–R255) is used for the external stack, which can reside anywhere in the data memory for ROMless mode, but only from 4096 to 65535 in ROM mode. An 8-bit Stack Pointer (R255) is used for the internal stack on the Z86E30/E31/E40 that resides within the 236 general-purpose registers (R4–R239). SPH (R254) can be used as a general-purpose register when using internal stack only. R254 and R255 are set to 00H after any reset or Stop-Mode Recovery.

Counter/Timers. There are two 8-bit programmable counter/timers (T0 and T1), each driven by its own 6-bit programmable prescaler. The T1 prescaler is driven by internal or external clock sources; however, the T0 prescaler is driven by the internal clock only (Figure 27).

The 6-bit prescalers can divide the input frequency of the clock source by any integer number from 1 to 64. Each prescaler drives its counter, which decrements the value (1 to 256), that has been loaded into the counter. When the counter reaches the end of count, a timer interrupt request, IRQ4 (T0) or IRQ5 (T1), is generated.

The counters can be programmed to start, stop, restart to continue, or restart from the initial value. The counters can also be programmed to stop upon reaching zero (single pass mode) or to automatically reload the initial value and continue counting (modulo-n continuous mode).

The counters, but not the prescalers, can be read at any time without disturbing their value or count mode. The clock source for T1 is user-definable and can be either the internal microprocessor clock divided by four, or an external signal input through Port 3. The Timer Mode register configures the external timer input (P31) as an external clock, a trigger input that can be retriggerable or non-retriggerable, or as a gate input for the internal clock. Port 3 line P36 serves as a timer output (T_{OUT}) through which T0, T1, or the internal clock can be output. The counter/timers can be cascaded by connecting the T0 output to the input of T1.

Power-On Reset (POR). A timer circuit clocked by a dedicated on-board RC oscillator is used for the Power-On Reset (POR) timer function. The POR timer allows V_{CC} and the oscillator circuit to stabilize before instruction execution begins.

The POR timer circuit is a one-shot timer triggered by one of three conditions:

- 1. Power fail to Power OK status
- 2. Stop-Mode Recovery (if D5 of SMR=0)
- 3. WDT time-out

The POR time is a nominal 5 ms. Bit 5 of the STOP mode Register (SMR) determines whether the POR timer is bypassed after STOP-Mode Recovery (typical for an external clock and RC/LC oscillators with fast start up times).

HALT. Turns off the internal CPU clock, but not the XTAL oscillation. The counter/timers and external interrupt IRQ0, IRQ1, and IRQ2 remain active. The device is recovered by interrupts, either externally or internally generated. An interrupt request must be executed (enabled) to exit HALT Mode. After the interrupt service routine, the program continues from the instruction after the HALT.

In order to enter STOP or HALT Mode, it is necessary to first flush the instruction pipeline to avoid suspending execution in mid-instruction. To do this, the user must execute a NOP (Opcode=FFH) immediately before the appropriate sleep instruction, that is:

FF	NOP	; clear the pipeline
6F	STOP	; enter STOP Mode
	or	
FF	NOP	; clear the pipeline
7F	HALT	; enter HALT Mode

STOP. This instruction turns off the internal clock and external crystal oscillation and reduces the standby current to 10 microamperes or less. STOP Mode is terminated by one of the following resets: either by WDT time-out, POR, a Stop-Mode Recovery Source, which is defined by the SMR register or external reset. This causes the processor to restart the application program at address 000CH.

Port Configuration Register (PCON). The PCON register configures the ports individually; comparator output on Port 3, open-drain on Port 0 and Port 1, low EMI on Ports 0, 1, 2 and 3, and low EMI oscillator. The PCON register is located in the expanded register file at Bank F, location 00 (Figure 30).




Figure 30. Port Configuration Register (PCON) (Write Only)




Figure 36. EPROM Read Mode Timing Diagram




Figure 39. Z86E30/E31 Programming Adapter Circuitry

Z8 CONTROL REGISTER DIAGRAMS (Continued)




Figure 51. Port 2 Mode Register F6H: Write Only




Figure 52. Port 3 Mode Register F7H: Write Only




Figure 53. Port 0 and 1 Mode Register F8H: Write Only Z86E30/E31 Only




Figure 54. Interrupt Priority Register F9H: Write Only




Figure 62. 44-Pin PLCC Package Diagram




Figure 63. 44-Pin LQFP Package Diagram

ORDERING INFORMATION

Z86E40 (16 MHz)

40-Pin DIP	44-Pin PLCC	44-Pin LQFP
Z86E4016PSC	Z86E4016VSC	Z86E4016FSC
Z86E4016PEC	Z86E4016VEC	Z86E4016FEC

Z86E30 (16 MHz)

28-Pin DIP	28-Pin SOIC	28-Pin PLCC
Z86E3016PSC	Z86E3016SSC	Z86E3016VSC
Z96E3016PEC	Z86E3016SEC	Z86E3016VEC

Z86E31 (16 MHz)

28-Pin DIP	28-Pin SOIC	28-Pin PLCC
Z86E3116PSC	Z86E3116SSC	Z86E3116VSC
Z86E3116PEC	Z86E3116SEC	Z86E3116VEC

For fast results, contact your local Zilog sales office for assistance in ordering the part desired.

Package	Temperature
---------	-------------

P = Plastic DIP $S = 0 \, ^{\circ}\text{C to } +70 \, ^{\circ}\text{C}$ $E = -40 \, ^{\circ}\text{C to } +105 \, ^{\circ}\text{C}$

F = Plastic Quad Flat Pack

F = Plastic Quad Flat Pack

16 = 16 MHz


S = SOIC (Small Outline Integrated Circuit) Environmental

C= Plastic Standard

E = Hermetic Standard

Example:

V = Plastic Leaded Chip Carrier



Customer Support

For answers to technical questions about the product, documentation, or any other issues with Zilog's offerings, please visit Zilog's Knowledge Base at http://www.zilog.com/kb.

For any comments, detail technical questions, or reporting problems, please visit Zilog's Technical Support at http://support.zilog.com.