

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Obsolete
Z8
8-Bit
16MHz
-
POR, WDT
24
4KB (4K x 8)
OTP
-
237 x 8
3.5V ~ 5.5V
-
Internal
0°C ~ 70°C (TA)
Surface Mount
28-LCC (J-Lead)
-
https://www.e-xfl.com/product-detail/zilog/z86e3016vsc00tr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

PIN IDENTIFICATION (Continued)





Table 5. 44-Pin PLCC Pin Configuration EPROM Programming Mode

-	I unction	Direction
GND	Ground	
NC	No Connection	
A3	Address 3	Input
D0-D4	Data 0,1,2,3,4	In/Output
NC	No Connection	
D5–D7	Data 5,6,7	In/Output
A4–A6	Address 4,5,6	Input
NC	No Connection	
A7	Address 7	Input
V _{CC}	Power Supply	
NC	No Connection	
CE	Chip Select	Input
ŌĒ	Output Enable	Input
EPM	EPROM Prog. Mode	Input
	GND NC A3 D0-D4 NC D5-D7 A4-A6 NC A7 V _{CC} NC CE OE EPM	GNDGroundNCNo ConnectionA3Address 3D0-D4Data 0,1,2,3,4NCNo ConnectionD5-D7Data 5,6,7A4-A6Address 4,5,6NCNo ConnectionA7Address 7V _{CC} Power SupplyNCNo ConnectionCEChip SelectOEOutput EnableEPMEPROM Prog. Mode

Table 5. 44-Pin PLCC Pin Configuration EPROM Programming Mode

Pin #	Symbol	Function	Direction
31	V _{PP}	Prog. Voltage	Input
32	A8	Address 8	Input
33–35	NC	No Connection	
36	A9	Address 9	Input
37	A11	Address 11	Input
38	A10	Address 10	Input
39	PGM	Prog. Mode	Input
40–41	A0,A1	Address 0,1	Input
42–43	NC	No Connection	
44	A2	Address 2	Input

CAPACITANCE

 T_A = 25°C, V_{CC} = GND = 0V, f = 1.0 MHz; unmeasured pins returned to GND.

Parameter	Min	Max
Input capacitance	0	12 pF
Output capacitance	0	12 pF
I/O capacitance	0	12 pF

DC ELECTRICAL CHARACTERISTICS

T _Δ = 0 °C to +70 °C								
		V _{CC}			Typical			
Sym	Parameter	Note [3]	Min	Max	@ 25°C	Units	Conditions	Notes
V _{CH}	Clock Input High Voltage	3.5V	0.7 V _{CC}	V _{CC} +0.3	1.8	V	Driven by External	
0.1		5.5V	0.7 V _{CC}	V _{CC} +0.3	2.5	V	Clock Generator	
V _{CI}	Clock Input Low Voltage	3.5V	GND -0.3	0.2 V _{CC}	0.9	V	Driven by External	
02		4.5V	GND -0.3	0.2 V _{CC}	1.5	V	Clock Generator	
VIH	Input High Voltage	3.5V	0.7 V _{CC}	V _{CC} +0.3	2.5	V		
		5.5V	$0.7\mathrm{V_{CC}}$	V _{CC} +0.3	2.5	V		
V _{IL}	Input Low Voltage	3.5V	GND -0.3	0.2 V _{CC}	1.5	V		
		5.5V	GND -0.3	0.2 V _{CC}	1.5	V		
V _{OH}	Output High Voltage	3.5V	V _{CC} -0.4		3.3	V	I _{OH} = – 0.5 mA	
	Low EMI Mode	5.5V	V _{CC} -0.4		4.8	V		
V _{OH1}	Output High Voltage	3.5V	V _{CC} -0.4		3.3	V	I _{OH} = -2.0 mA	
		5.5V	V _{CC} -0.4		4.8	V	I _{OH} = -2.0 mA	
V _{OL}	Output Low Voltage	3.5V		0.4	0.2	V	I _{OL} = 1.0 mA	
	Low EMI Mode	4.5V		0.4	0.2	V	I _{OL} = 1.0 mA	
V _{OL1}	Output Low Voltage	3.5V		0.4	0.1	V	I _{OL} = + 4.0 mA	8
		4.5V		0.4	0.1	V	$I_{OL} = +4.0 \text{ mA}$	8
V _{OL2}	Output Low Voltage	3.5V		1.2	0.5	V	I _{OL} = + 12 mA	8
		4.5V		1.2	0.5	V	I _{OL} = + 12 mA	8
V _{RH}	Reset Input High	3.5V	.8 V _{CC}	V _{CC}	1.7	V		
	Voltage	5.5V	.8 V _{CC}	V _{CC}	2.1	V		
V _{RL}	Reset Input Low Voltage	3.5V	GND -0.3	0.2 V _{CC}	1.3	V		13
		5.5V	GND -0.3	$0.2 V_{CC}$	1.7	V		
V _{OLR}	Reset Output Low	3.5V		0.6	0.3	V	I _{OL} = 1.0 mA	
	Voltage	5.5V		0.6	0.2	V	I _{OL} = 1.0 mA	
VOFFSET	Comparator Input	3.5V		25	10	mV		
	Offset Voltage	4.5V		25	10	mV		
V _{ICR}	Input Common Mode	3.5V	0	V _{CC} -1.0V		V		10
	Voltage Range	5.5V	0	V _{CC} -1.0V		V		10
IIL	Input Leakage	3.5V	-1	2	0.032	μA	$V_{IN} = 0V, V_{CC}$	
		4.5V	-1	2	0.032	μA	$V_{IN} = 0V, V_{CC}$	
I _{OL}	Output Leakage	3.5V	-1	2	0.032	μΑ	$V_{IN} = 0V, V_{CC}$	
		4.5V	-1	2	0.032	μA	$V_{IN} = 0V, V_{CC}$	
I _{IR}	Reset Input Current	3.5V	-20	-130	-65	μA		
		4.5V	-20	-180	-112	μA		

			T _∆ = 0 °C	to +70 °C				
		V _{CC}	~		Typical			
Sym	Parameter	Note [3]	Min	Max	@ 25°C	Units	Conditions	Notes
I _{CC}	Supply Current	3.5V		20	7	mA	@ 16 MHz	4,5
		5.5V		25	20	mA	@ 16 MHz	4,5
I _{CC1}	Standby Current	3.5V		8	3.7	mA	$V_{IN} = 0V, V_{CC}$	4,5
	Halt Mode	5.5V		8	3.7	mA	@ 16 MHz	4,5
		3.5V		7.0	2.9	mA	Clock Divide by	4,5
		5.5V		7.0	2.9	mA	16 @ 16 MHz	4,5
I _{CC2}	Standby Current	3.5V		10	2	μΑ	$V_{IN} = 0V, V_{CC}$	6,11
	Stop Mode	5.5V		10	3	μA	$V_{IN} = 0V, V_{CC}$	6,11
		3.5V		800	600	μA	$V_{\rm IN} = 0V V_{\rm OO}$	6,11,1
		5.5V		800	600	μA	$V_{\rm IN} = 0V, V_{\rm CC}$	4
							$v_{\rm IN} = 0v, v_{\rm CC}$	6,11,1
	AutoLatch	3.5\/	0.7	8	24	μА	$0V \leq V \leq V \leq 0$	4 Q
'ALL	Low Current	5.5V	1 4	15	2. 4 4 7	μΑ	0V = V = V	g
		0.0 V	1.4	10	7.7	μπ	UV < VIN< VCC	<u> </u>
I _{ALH}	Auto Latch	3.5V	-0.6	-5	-1.8	μA	0V <v<sub>IN<v<sub>CC</v<sub></v<sub>	9
	High Current	5.5V	-1	-8	-3.8	μA	0V <v<sub>IN<v<sub>CC</v<sub></v<sub>	9
T _{POR}	Power On Reset	3.5V	3.0	24	7	ms		
		5.5V	2.0	13	4	ms		
V _{LV}	Auto Reset Voltage		2.3	3.1	2.9	V		1,7

Notes:

- 1. Device does function down to the Auto Reset voltage.
- 2. GND=0V
- 3. The V_{CC} voltage specification of 5.5V guarantees 5.0V \pm 0.5V and the V_{CC} voltage specification of 3.5V guarantees only 3.5V.
- 4. All outputs unloaded, I/O pins floating, inputs at rail.
- 5. CL1= CL2 = 22 pF
- 6. Same as note [4] except inputs at $V_{\mbox{CC}.}$
- 7. Max. temperature is 70°C.
- 8. STD Mode (not Low EMI Mode)
- 9. Auto Latch (mask option) selected
- 10. For analog comparator inputs when analog comparators are enabled.
- 11. Clock must be forced Low, when XTAL1 is clock driven and XTAL2 is floating.
- 12. Typicals are at V_{CC} = 5.0V and V_{CC} = 3.5V
- 13. Z86E40 only
- 14. WDT running

DC ELECTRICAL CHARACTERISTICS (Continued)

				T _A = 0°C	; to 70°C		
				16	MHz		
			Note [3]				
No	Symbol	Parameter	V _{CC}	Min	Max	Units	Notes
1	TdA(AS)	Address Valid to AS Rise	3.5V	25		ns	2
		Delay	5.5V	25		ns	
2	TdAS(A)	AS Rise to Address Float	3.5V	35		ns	2
		Delay	5.5V	35		ns	
3	TdAS(DR)	AS Rise to Read Data Req'd	3.5V		180	ns	1,2
		Valid	5.5V		180	ns	
4	TwAS	AS Low Width	3.5V	40		ns	2
			5.5V	40		ns	
5	TdAS(DS)	Address Float to DS Fall	3.5V	0		ns	
			5.5V	0		ns	
6	TwDSR	DS (Read) Low Width	3.5V	135		ns	1,2
			5.5V	135		ns	
7	TwDSW	DS (Write) Low Width	3.5V	80		ns	1,2
			5.5V	80		ns	
8	TdDSR(DR)	DS Fall to Read Data Req'd	3.5V		75	ns	1,2
		Valid	5.5V		75	ns	
9	ThDR(DS)	Read Data to DS Rise Hold	3.5V	0		ns	2
		Time	5.5V	0		ns	
10	TdDS(A)	DS Rise to Address Active	3.5V	50		ns	2
		Delay	5.5V	50		ns	
11	TdDS(AS)	DS Rise to AS Fall Delay	3.5V	35		ns	2
			5.5V	35		ns	
12	TdR/W(AS)	R/\overline{W} Valid to \overline{AS} Rise Delay	3.5V	25		ns	2
			5.5V	25		ns	
13	TdDS(R/W)	DS Rise to R/W Not Valid	3.5V	35		ns	2
			5.5V	35		ns	
14	TdDW(DSW)	Write Data Valid to $\overline{\text{DS}}$ Fall	3.5V	55	25	ns	2
		(Write) Delay	5.5V	55	25	ns	
15	TdDS(DW)	DS Rise to Write Data Not	3.5V	35		ns	2
		Valid Delay	5.5V	35		ns	
16	TdA(DR)	Address Valid to Read Data	3.5V		230	ns	1,2
		Req'd Valid	5.5V		230	ns	
17	TdAS(DS)	AS Rise to DS Fall Delay	3.5V	45		ns	2
			5.5V	45		ns	
18	TdDM(AS)	DM Valid to AS Fall Delay	3.5V	30		ns	2
			5.5V	30		ns	
20	ThDS(AS)	DS Valid to Address Valid	3.5V	35		ns	
		Hold Time	5.5V	35		ns	

Notes:

1. When using extended memory timing, add 2 TpC.

2. Timing numbers given are for minimum TpC.

3. The V_{CC} voltage specification of 5.5V guarantees 5.0V \pm 0.5V and the V_{CC} voltage specification of 3.5V guarantees only 3.5V

Standard Test Load

All timing references use 0.7 V_{CC} for a logic 1 and 0.2 V_{CC} for a logic 0. For Standard Mode (not Low-EMI Mode for outputs) with SMR D1 = 0, D0 = 0. Zilog

DC ELECTRICAL CHARACTERISTICS (Continued)



Figure 15. Additional Timing Diagram

Handshake Timing Diagrams







Figure 17. Output Handshake Timing

PIN FUNCTIONS (Continued)

Port 3 (P37-P30). Port 3 is an 8-bit, CMOS-compatible port with four fixed inputs (P33-P30) and four fixed outputs (P37–P34). These eight lines can be configured by software for interrupt and handshake control functions. Port 3, Pin 0 is Schmitt- triggered. P31, P32, and P33 are standard CMOS inputs with single trip point (no Auto Latches) and P34, P35, P36, and P37 are push-pull output lines. Low EMI output buffers can be globally programmed by the software. Two on-board comparators can process analog signals on P31 and P32 with reference to the voltage on P33. The analog function is enabled by setting the D1 of Port 3 Mode Register (P3M). The comparator output can be outputted from P34 and P37, respectively, by setting PCON register Bit D0 to 1 state. For the interrupt function, P30 and P33 are falling edge triggered interrupt inputs. P31 and P32 can be programmed as falling, rising or both edges triggered interrupt inputs (Figure 21). Access to Counter/Timer 1 is made through P31 (T_{IN}) and P36 (T_{OUT}). Handshake lines for Port 0, Port 1, and Port 2 are also available on Port 3 (Table 9).

Note: When enabling/ or disabling analog mode, the following is recommended:

- 1. Allow two NOP delays before reading this comparator output.
- 2. Disable global interrupts, switch to analog mode, clear interrupts, and then re-enable interrupts.
- 3. IRQ register bits 3 to 0 must be cleared after enabling analog mode.

Note: P33–P30 differs from the Z86C30/C31/C40 in that there is no clamping diode to V_{CC} due to the EPROM high-voltage circuits. Exceeding the V_{IH} maximum specification during standard operating mode may cause the device to enter EPROM mode.





Table 9. Port 3 Pin Assignments	Table 9.	Port 3	Pin	Assignments
---------------------------------	----------	--------	-----	-------------

Pin	I/O	CTC1	Analog	Interrupt	P0 HS	P1 HS	P2 HS	Ext
P30	IN			IRQ3				
P31	IN	T _{IN}	AN1	IRQ2		D/R		
P32	IN		AN2	IRQ0	D/R			
P33	IN		REF	IRQ1		D/R		
P34	OUT		AN1-Out			R/D		/DM
P35	OUT				R/D			
P36	OUT	T _{OUT}				R/D		
P37	OUT		An2-Out					

PIN FUNCTIONS (Continued)

Comparator Inputs. Port 3, P31, and P32, each have a comparator front end. The comparator reference voltage P33 is common to both comparators. In analog mode, P31 and P32 are the positive input of the comparators and P33 is the reference voltage of the comparators.

Auto Latch. The Auto Latch puts valid CMOS levels on all CMOS inputs (except P33–P31) that are not externally driven. Whether this level is 0 or 1, cannot be determined. A valid CMOS level, rather than a floating node, reduces excessive supply current flow in the input buffer. Auto Latches are available on Port 0, Port 2, and P30. There are no Auto Latches on P31, P32, and P33.

Low EMI Emission. The Z86E40 can be programmed to operate in a low EMI Emission Mode in the PCON register. The oscillator and all I/O ports can be programmed as low EMI emission mode independently. Use of this feature results in:

- The pre-drivers slew rate reduced to 10 ns typical.
- Low EMI output drivers have resistance of 200 Ohms (typical).
- Low EMI Oscillator.
- Internal SCLK/TCLK= XTAL operation limited to a maximum of 4 MHz – 250 ns cycle time, when Low EMI Oscillator is selected and system clock (SCLK = XTAL, SMR Reg. Bit D1 =1).
- Note for emulation only:

Do not set the emulator to emulate Port 1 in low EMI mode. Port 1 must always be configured in Standard Mode.

FUNCTIONAL DESCRIPTION (Continued)

Data Memory (DM). In EPROM Mode, the Z86E40 can address up to 60 KB of external data memory beginning at location 4096. In ROMIess mode, the Z86E40 can address up to 64 KB of data memory. External data memory may be included with, or separated from, the external program memory space. DM, an optional I/O function that can be

programmed to appear on pin P34, is used to distinguish between data and program memory space (Figure 23). The state of the \overline{DM} signal is controlled by the type of instruction being executed. An LDC opcode references PROGRAM (\overline{DM} inactive) memory, and an LDE instruction references data (\overline{DM} active Low) memory.



Figure 23. Data Memory Map

FUNCTIONAL DESCRIPTION (Continued)



Figure 25. Register Pointer

FUNCTIONAL DESCRIPTION (Continued)

Power-On Reset (POR). A timer circuit clocked by a dedicated on-board RC oscillator is used for the Power-On Reset (POR) timer function. The POR timer allows V_{CC} and the oscillator circuit to stabilize before instruction execution begins.

The POR timer circuit is a one-shot timer triggered by one of three conditions:

- 1. Power fail to Power OK status
- 2. Stop-Mode Recovery (if D5 of SMR=0)
- 3. WDT time-out

The POR time is a nominal 5 ms. Bit 5 of the STOP mode Register (SMR) determines whether the POR timer is bypassed after STOP-Mode Recovery (typical for an external clock and RC/LC oscillators with fast start up times).

HALT. Turns off the internal CPU clock, but not the XTAL oscillation. The counter/timers and external interrupt IRQ0, IRQ1, and IRQ2 remain active. The device is recovered by interrupts, either externally or internally generated. An interrupt request must be executed (enabled) to exit HALT Mode. After the interrupt service routine, the program continues from the instruction after the HALT.

In order to enter STOP or HALT Mode, it is necessary to first flush the instruction pipeline to avoid suspending execution in mid-instruction. To do this, the user must execute a NOP (Opcode=FFH) immediately before the appropriate sleep instruction, that is:

FF	NOP	; clear the pipeline
6F	STOP	; enter STOP Mode
	or	
FF	NOP	; clear the pipeline
7F	HALT	; enter HALT Mode

STOP. This instruction turns off the internal clock and external crystal oscillation and reduces the standby current to 10 microamperes or less. STOP Mode is terminated by one of the following resets: either by WDT time-out, POR, a Stop-Mode Recovery Source, which is defined by the SMR register or external reset. This causes the processor to restart the application program at address 000CH.

Port Configuration Register (PCON). The PCON register configures the ports individually; comparator output on Port 3, open-drain on Port 0 and Port 1, low EMI on Ports 0, 1, 2 and 3, and low EMI oscillator. The PCON register is located in the expanded register file at Bank F, location 00 (Figure 30).





Z86E40 TIMING DIAGRAMS



Figure 37. Timing Diagram of EPROM Program and Verify Modes

Z8 CONTROL REGISTER DIAGRAMS





Z8 CONTROL REGISTER DIAGRAMS (Continued)



Figure 54. Interrupt Priority Register F9H: Write Only



R253 RP

Carry Flag

R250 IRQ

PACKAGE INFORMATION



Figure 61. 40-Pin DIP Package Diagram



Figure 66. 28-Pin PLCC Package Diagram

ORDERING INFORMATION

Z86E40 (16 MHz)

40-Pin DIP	44-Pin PLCC	44-Pin LQFP
Z86E4016PSC	Z86E4016VSC	Z86E4016FSC
Z86E4016PEC	Z86E4016VEC	Z86E4016FEC

Z86E30 (16 MHz)

28-Pin DIP	28-Pin SOIC	28-Pin PLCC
Z86E3016PSC	Z86E3016SSC	Z86E3016VSC
Z96E3016PEC	Z86E3016SEC	Z86E3016VEC

Z86E31 (16 MHz)

28-Pin DIP	28-Pin SOIC	28-Pin PLCC
Z86E3116PSC	Z86E3116SSC	Z86E3116VSC
Z86E3116PEC	Z86E3116SEC	Z86E3116VEC

For fast results, contact your local Zilog sales office for assistance in ordering the part desired.

Package	Temperature	
P = Plastic DIP	S = 0 °C to +70 °C E = -40 °C to +105 °C	
V = Plastic Leaded Chip Carrier		
E - Plastia Quad Elat Back	Speed	
r = riastic Quau riat rack	16 = 16 MHz	
S = SOIC (Small Outline Integrated Circuit)	Environmental	
	C= Plastic Standard	

E = Hermetic Standard



Zilog

Customer Support

For answers to technical questions about the product, documentation, or any other issues with Zilog's offerings, please visit Zilog's Knowledge Base at <u>http://www.zilog.com/kb</u>.

For any comments, detail technical questions, or reporting problems, please visit Zilog's Technical Support at <u>http://support.zilog.com</u>.