



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	Z8
Core Size	8-Bit
Speed	16MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	24
Program Memory Size	2KB (2K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	125 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.600", 15.24mm)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z86e3116peg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

PIN IDENTIFICATION (Continued)



Figure 5. 44-Pin LQFP Pin Configuration Standard Mode

Table 3. 44-Pin LQFP Pin Identification

Pin #	Symbol	Function	Direction
1–2	P05-P06	Port 0, Pins 5,6	In/Output
3–4	P14–P15	Port 1, Pins 4,5	In/Output
5	P07	Port 0, Pin 7	In/Output
6–7	V _{CC}	Power Supply	
8–9	P16–P17	Port 1, Pins 6,7	In/Output
10	XTAL2	Crystal Oscillator	Output
11	XTAL1	Crystal Oscillator	Input
12–14	P31-P33	Port 3, Pins 1,2,3	Input
15	P34	Port 3, Pin 4	Output
16	ĀS	Address Strobe	Output
17	R/RL	ROM/ROMless select	Input
18	RESET	Reset	Input
19	P35	Port 3, Pin 5	Output
20	P37	Port 3, Pin 7	Output
21	P36	Port 3, Pin 6	Output
22	P30	Port 3, Pin 0	Input
23–24	P00-P01	Port 0, Pin 0,1	In/Output
25–26	P10–P11	Port 1, Pins 0,1	In/Output

Table 3. 44-Pin LQFP Pin Identification

Pin #	Symbol	Function	Direction
27	P02	Port 0, Pin 2	In/Output
28–29	GND	Ground	
30–31	P12–P13	Port 1, Pins 2,3	In/Output
32	P03	Port 0, Pin 3	In/Output
33–37	P20–4	Port 2, Pins 0,1,2,3,4	In/Output
38	DS	Data Strobe	Output
39	NC	No Connection	
40	R/W	Read/Write	Output
41–43	P25–P27	Port 2, Pins 5,6,7	In/Output
44	P04	Port 0, Pin 4	In/Output

PIN IDENTIFICATION (Continued)





Table 5. 44-Pin PLCC Pin Configuration EPROM Programming Mode

-	I unction	Direction
GND	Ground	
NC	No Connection	
A3	Address 3	Input
D0-D4	Data 0,1,2,3,4	In/Output
NC	No Connection	
D5–D7	Data 5,6,7	In/Output
A4–A6	Address 4,5,6 Input	
NC	No Connection	
A7	Address 7	Input
V _{CC}	Power Supply	
NC	No Connection	
CE	Chip Select	Input
ŌĒ	Output Enable	Input
EPM	EPROM Prog. Mode	Input
	GND NC A3 D0-D4 NC D5-D7 A4-A6 NC A7 V _{CC} NC CE OE EPM	GNDGroundNCNo ConnectionA3Address 3D0-D4Data 0,1,2,3,4NCNo ConnectionD5-D7Data 5,6,7A4-A6Address 4,5,6NCNo ConnectionA7Address 7V _{CC} Power SupplyNCNo ConnectionCEChip SelectOEOutput EnableEPMEPROM Prog. Mode

Table 5. 44-Pin PLCC Pin Configuration EPROM Programming Mode

Pin #	Symbol	Function	Direction
31	V _{PP}	Prog. Voltage	Input
32	A8	Address 8	Input
33–35	NC	No Connection	
36	A9	Address 9	Input
37	A11	Address 11	Input
38	A10	Address 10	Input
39	PGM	Prog. Mode	Input
40–41	A0,A1	Address 0,1	Input
42–43	NC	No Connection	
44	A2	Address 2	Input

T _A = 0 °C to +70 °C								
		V _{CC}	~		Typical			
Sym	Parameter	Note [3]	Min	Max	@ 25°C	Units	Conditions	Notes
I _{CC}	Supply Current	3.5V		20	7	mA	@ 16 MHz	4,5
		5.5V		25	20	mA	@ 16 MHz	4,5
I _{CC1}	Standby Current	3.5V		8	3.7	mA	$V_{IN} = 0V, V_{CC}$	4,5
	Halt Mode	5.5V		8	3.7	mA	@ 16 MHz	4,5
		3.5V		7.0	2.9	mA	Clock Divide by	4,5
		5.5V		7.0	2.9	mA	16 @ 16 MHz	4,5
I _{CC2}	Standby Current	3.5V		10	2	μΑ	$V_{IN} = 0V, V_{CC}$	6,11
	Stop Mode	5.5V		10	3	μA	$V_{IN} = 0V, V_{CC}$	6,11
		3.5V		800	600	μA	$V_{\rm IN} = 0V V_{\rm OO}$	6,11,1
		5.5V		800	600	μA	$V_{\rm IN} = 0V, V_{\rm CC}$	4
							$v_{\rm IN} = 0v, v_{\rm CC}$	6,11,1
	AutoLatch	3.5\/	0.7	8	24	μА	$0V \leq V \leq V \leq 0$	4 Q
'ALL	Low Current	5.5V	1 4	15	2. 4 4 7	μΑ	0V = V = V	g
		0.0 V	1.4	10	7.7	μπ	UV < VIN< VCC	<u> </u>
I _{ALH}	Auto Latch	3.5V	-0.6	-5	-1.8	μA	0V <v<sub>IN<v<sub>CC</v<sub></v<sub>	9
	High Current	5.5V	-1	-8	-3.8	μA	0V <v<sub>IN<v<sub>CC</v<sub></v<sub>	9
T _{POR}	Power On Reset	3.5V	3.0	24	7	ms		
		5.5V	2.0	13	4	ms		
V _{LV}	Auto Reset Voltage		2.3	3.1	2.9	V		1,7

Notes:

- 1. Device does function down to the Auto Reset voltage.
- 2. GND=0V
- 3. The V_{CC} voltage specification of 5.5V guarantees 5.0V \pm 0.5V and the V_{CC} voltage specification of 3.5V guarantees only 3.5V.
- 4. All outputs unloaded, I/O pins floating, inputs at rail.
- 5. CL1= CL2 = 22 pF
- 6. Same as note [4] except inputs at $V_{\mbox{CC}.}$
- 7. Max. temperature is 70°C.
- 8. STD Mode (not Low EMI Mode)
- 9. Auto Latch (mask option) selected
- 10. For analog comparator inputs when analog comparators are enabled.
- 11. Clock must be forced Low, when XTAL1 is clock driven and XTAL2 is floating.
- 12. Typicals are at V_{CC} = 5.0V and V_{CC} = 3.5V
- 13. Z86E40 only
- 14. WDT running



Figure 14. External I/O or Memory Read/Write Timing Z86E40 Only

DC ELECTRICAL CHARACTERISTICS (Continued)

				T _A = 0°C	; to 70°C		
				16	MHz		
			Note [3]				
No	Symbol	Parameter	V _{CC}	Min	Max	Units	Notes
1	TdA(AS)	Address Valid to AS Rise	3.5V	25		ns	2
		Delay	5.5V	25		ns	
2	TdAS(A)	AS Rise to Address Float	3.5V	35		ns	2
		Delay	5.5V	35		ns	
3	TdAS(DR)	AS Rise to Read Data Req'd	3.5V		180	ns	1,2
		Valid	5.5V		180	ns	
4	TwAS	AS Low Width	3.5V	40		ns	2
			5.5V	40		ns	
5	TdAS(DS)	Address Float to DS Fall	3.5V	0		ns	
			5.5V	0		ns	
6	TwDSR	DS (Read) Low Width	3.5V	135		ns	1,2
			5.5V	135		ns	
7	TwDSW	DS (Write) Low Width	3.5V	80		ns	1,2
			5.5V	80		ns	
8	TdDSR(DR)	DS Fall to Read Data Req'd	3.5V		75	ns	1,2
		Valid	5.5V		75	ns	
9	ThDR(DS)	Read Data to DS Rise Hold	3.5V	0		ns	2
		Time	5.5V	0		ns	
10	TdDS(A)	DS Rise to Address Active	3.5V	50		ns	2
		Delay	5.5V	50		ns	
11	TdDS(AS)	DS Rise to AS Fall Delay	3.5V	35		ns	2
			5.5V	35		ns	
12	TdR/W(AS)	R/\overline{W} Valid to \overline{AS} Rise Delay	3.5V	25		ns	2
			5.5V	25		ns	
13	TdDS(R/W)	DS Rise to R/W Not Valid	3.5V	35		ns	2
			5.5V	35		ns	
14	TdDW(DSW)	Write Data Valid to $\overline{\text{DS}}$ Fall	3.5V	55	25	ns	2
		(Write) Delay	5.5V	55	25	ns	
15	TdDS(DW)	DS Rise to Write Data Not	3.5V	35		ns	2
		Valid Delay	5.5V	35		ns	
16	TdA(DR)	Address Valid to Read Data	3.5V		230	ns	1,2
		Req'd Valid	5.5V		230	ns	
17	TdAS(DS)	AS Rise to DS Fall Delay	3.5V	45		ns	2
			5.5V	45		ns	
18	TdDM(AS)	DM Valid to AS Fall Delay	3.5V	30		ns	2
			5.5V	30		ns	
20	ThDS(AS)	DS Valid to Address Valid	3.5V	35		ns	
		Hold Time	5.5V	35		ns	

Notes:

1. When using extended memory timing, add 2 TpC.

2. Timing numbers given are for minimum TpC.

3. The V_{CC} voltage specification of 5.5V guarantees 5.0V \pm 0.5V and the V_{CC} voltage specification of 3.5V guarantees only 3.5V

Standard Test Load

All timing references use 0.7 V_{CC} for a logic 1 and 0.2 V_{CC} for a logic 0. For Standard Mode (not Low-EMI Mode for outputs) with SMR D1 = 0, D0 = 0. Zilog

Zilog

Additional Timing Table (Divide-By-One Mode)

VoSymbolParameter V_{CC} Note [6]MinMaxMinMaxUnitsNotes1TpCInput Clock Period $3.5V$ 250 DC 250 DCns $1.7,8$ 2TrC,TfCClock Input Rise & Fall Times $3.5V$ 250 DC 250 DCns $1.7,8$ 3TwCInput Clock Width $3.5V$ 25 25 ns $1.7,8$ 3TwCInput Clock Width $3.5V$ 25 25 ns $1.7,8$ 4TwTinLTimer Input Low $3.5V$ 100 100 ns $1.7,8$ 5TwTinHTimer Input Low $3.5V$ $5TpC$ $5TpC$ $5TpC$ $1.7,8$ 6TpTinTimer Input High $3.5V$ $5TpC$ $5TpC$ $1.7,8$ 7TrTin, TfTin Timer Input Period $3.5V$ $8TpC$ $8TpC$ $1.7,8$ 8ATwILInt. Request Low $3.5V$ 100 100 ns $1.7,8$ 8BTwILInt. Request Low $3.5V$ $5TpC$ $5TpC$ $5TpC$ $1.7,8$ 8BTwILInt. Request Low $3.5V$ $5TpC$ $5TpC$ $5TpC$ $1.2,7,8$ 9TwHHInt. Request Low $3.5V$ $5TpC$ $5TpC$ $1.2,7,8$ 9TwHHInt. Request Low $3.5V$ $5TpC$ $5TpC$ $1.2,7,8$ 9TwHHInt. Request Low $3.5V$ $5TpC$ $5TpC$ $1.2,7,8$ 9TwHHInt. Request Low <th></th> <th></th> <th></th> <th></th> <th colspan="2">$T_A = 0 \circ C \text{ to } +70 \circ C$</th> <th colspan="3">$T_A = -40 \ ^\circ C \text{ to } +105 \ ^\circ C$</th> <th></th>					$T_A = 0 \circ C \text{ to } +70 \circ C$		$T_A = -40 \ ^\circ C \text{ to } +105 \ ^\circ C$			
No Symbol Parameter Note [6] Min Max Min Max Units Notes 1 TpC Input Clock Period 3.5V 250 DC 250 DC ns 1,7,8 2 TrC,TfC Clock Input Rise & 3.5V 25 25 DC ns 1,7,8 3 TwC Input Clock Width 3.5V 25 25 ns 1,7,8 3 TwC Input Clock Width 3.5V 100 100 ns 1,7,8 4 TwTinL Timer Input Low 3.5V 100 100 ns 1,7,8 5 TwTinH Timer Input Low 3.5V 100 100 ns 1,7,8 6 TpTin Timer Input High 3.5V 5TpC 5TpC 1,7,8 7 TrTin, TfTin Timer Input Rise 3.5V 8TpC 8TpC 1,7,8 6 TpTin Timer Note Sist 100 100 ns 1,7,8					4 M	Hz	4 M	Hz		
No Symbol Parameter Note [6] Min Max Min Max Units Notes 1 TpC Input Clock Period 3.5V 250 DC 250 DC ns 1.7.8 2 TrC, TfC Clock Input Rise & 3.5V 25 25 ns 1.7.8 3 TwC Input Clock Width 3.5V 25 25 ns 1.7.8 3 TwC Input Clock Width 3.5V 100 100 ns 1.7.8 4 TwTinL Timer Input Low 3.5V 100 100 ns 1.7.8 5 TwTinH Timer Input Low 3.5V 100 100 ns 1.7.8 6 TpTin Timer Input High 5.5V 5TpC 5TpC 1.7.8 7 TrTin, TfTin Timer Input Rise 3.5V 8TpC 8TpC 1.7.8 6 TpTin Timer Input Rise 3.5V 100 100 ns 1.7.8				v _{cc}						
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	No	Symbol	Parameter	Note [6]	Min	Max	Min	Max	Units	Notes
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	1	ТрС	Input Clock Period	3.5V	250	DC	250	DC	ns	1,7,8
2 TrC, TfC Fall Times Clock Input Rise & 5.5V 3.5V 25 25 ns 1,7,8 3 TwC Input Clock Width 3.5V 100 100 ns 1,7,8 4 TwTinL Timer Input Low 3.5V 100 100 ns 1,7,8 5 TwTinL Timer Input Low 3.5V 100 100 ns 1,7,8 6 TpTinH Timer Input High 3.5V 5TpC 5TpC 1,7,8 6 TpTin Timer Input Period 3.5V 8TpC 8TpC 1,7,8 7 TrTin, TfTin Timer Input Rise 3.5V 8TpC 8TpC 1,7,8 7 TrTin, TfTin Timer Input Rise 3.5V 80 100 ns 1,7,8 7 TrTin, TfTin Timer Input Rise 3.5V 80 100 ns 1,7,8 7 TrTin, TfTin Timer S5.5V 70 70 ns 1,2,7,8 8A TwlL Int. Request Low				5.5V	250	DC	250	DC	ns	1,7,8
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	2	TrC,TfC	Clock Input Rise &	3.5V		25		25	ns	1,7,8
3 TwC Input Clock Width 3.5V 100 100 ns 1,7,8 4 TwTinL Timer Input Low 3.5V 100 100 ns 1,7,8 4 TwTinL Timer Input Low 3.5V 100 100 ns 1,7,8 5 TwTinH Timer Input High 3.5V 57pC 57pC 1,7,8 6 TpTin Timer Input Period 3.5V 57pC 8TpC 1,7,8 7 TrTin, TfTin Timer Input Rise 3.5V 8TpC 8TpC 1,7,8 7 TrTin, TfTin Timer Input Rise 3.5V 8TpC 8TpC 1,7,8 8A TwlL Int. Request Low 3.5V 100 100 ns 1,7,8 8B TwlL Int. Request Low 3.5V 5TpC 5TpC 1,3,7,8 9 TwlH Int. Request Input 3.5V 5TpC 5TpC 1,2,7,8 10 Twsm STOP Mode 3.5V 5TpC			Fall Times	5.5V		25		25	ns	1,7,8
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	3	TwC	Input Clock Width	3.5V	100		100		ns	1,7,8
4 TwTinL Timer Input Low Width 3.5V 100 100 ns 1,7,8 5 TwTinH Timer Input High Width 3.5V 5TpC 5TpC 1,7,8 6 TpTin Timer Input Period 3.5V 8TpC 8TpC 1,7,8 7 TrTin, TfTin Timer Input Period 3.5V 8TpC 8TpC 1,7,8 7 TrTin, TfTin Timer Input Rise 3.5V 8TpC 8TpC 1,7,8 7 TrTin, TfTin Timer Input Rise 3.5V 100 100 ns 1,7,8 8A TwlL Int. Request Low 3.5V 100 100 ns 1,2,7,8 8B TwlL Int. Request Low 3.5V 5TpC 5TpC 1,3,7,8 9 TwlH Int. Request Input 3.5V 5TpC 5TpC 1,2,7,8 10 Twsm STOP Mode 3.5V 5TpC 5TpC 1,2,7,8 9 TwH Int. Request Input High Time 5.5V <t< td=""><td></td><td></td><td></td><td>5.5V</td><td>100</td><td></td><td>100</td><td></td><td>ns</td><td>1,7,8</td></t<>				5.5V	100		100		ns	1,7,8
Width 5.5V 70 70 ns 1,7,8 5 TwTinH Timer Input High Width 3.5V 5TpC 5TpC 1,7,8 6 TpTin Timer Input Period 3.5V 8TpC 8TpC 1,7,8 7 TrTin, Tffin Timer Input Period 3.5V 8TpC 8TpC 1,7,8 7 TrTin, Tffin Timer Input Rise 3.5V 8TpC 8TpC 1,7,8 7 TrTin, Tffin Timer Input Rise 3.5V 8TpC 8TpC 1,7,8 7 TrTin, Tffin Timer 5.5V 100 100 ns 1,7,8 8A TwIL Int. Request Low 3.5V 100 100 ns 1,2,7,8 8B TwIL Int. Request Low 3.5V 5TpC 5TpC 1,3,7,8 9 TwIH Int. Request Input 3.5V 5TpC 5TpC 1,2,7,8 10 Twsm STOP Mode 3.5V 5TpC 5TpC 1,2,7,8	4	TwTinL	Timer Input Low	3.5V	100		100		ns	1,7,8
5 TwTinH Timer Input High Width 3.5V 5TpC 5TpC 5TpC 1,7,8 6 TpTin Timer Input Period 3.5V 8TpC 8TpC 1,7,8 7 TrTin, TfTin Timer Input Rise & Fall Timer 3.5V 8TpC 8TpC 1,7,8 7 TrTin, TfTin Timer Input Rise & Fall Timer 3.5V 100 100 ns 1,7,8 8A TwlL Int. Request Low Time 3.5V 100 100 ns 1,7,8 8B TwlL Int. Request Low Time 3.5V 100 100 ns 1,2,7,8 9 TwlL Int. Request Low Time 3.5V 5TpC 5TpC 1,3,7,8 9 TwlH Int. Request Low Time 3.5V 5TpC 5TpC 1,2,7,8 10 Twsm STOP Mode Recovery Width 3.5V 5TpC 5TpC 1,2,7,8 10 Twsm STOP Mode Recovery Width 3.5V 12 12 ns 4,8 Spec 11			Width	5.5V	70		70		ns	1,7,8
Width 5.5V 5TpC 5TpC 1,7,8 6 TpTin Timer Input Period 3.5V 8TpC 8TpC 1,7,8 7 TrTin, TfTin Timer Input Rise 3.5V 8TpC 8TpC 1,7,8 7 TrTin, TfTin Timer Input Rise 3.5V 100 100 ns 1,7,8 8A TwlL Int. Request Low 3.5V 100 100 ns 1,7,8 8B TwlL Int. Request Low 3.5V 100 100 ns 1,2,7,8 8B TwlL Int. Request Low 3.5V 5TpC 5TpC 1,3,7,8 9 TwlH Int. Request Input 3.5V 5TpC 5TpC 1,2,7,8 10 Twsm STOP Mode 3.5V 5TpC 5TpC 1,2,7,8 10 Twsm STOP Mode 3.5V 12 12 ns 4,8 Recovery Width 5.5V 12 12 ns 4,8 Spe	5	TwTinH	Timer Input High	3.5V	5TpC		5TpC			1,7,8
6 TpTin Timer Input Period 3.5V 8TpC 8TpC 8TpC 1,7,8 7 TrTin, TfTin Timer Input Rise & Fall Timer 3.5V 8TpC 100 ns 1,7,8 7 TrTin, TfTin Timer Input Rise & Fall Timer 3.5V 100 100 ns 1,7,8 8A TwlL Int. Request Low Time 3.5V 100 100 ns 1,2,7,8 8B TwlL Int. Request Low Time 3.5V 5TpC 5TpC 1,3,7,8 9 TwlH Int. Request Input High Time 3.5V 5TpC 5TpC 1,2,7,8 10 Twsm STOP Mode 3.5V 5TpC 5TpC 1,2,7,8 10 Twsm STOP Mode 3.5V 5TpC 5TpC 1,2,7,8 10 Twsm STOP Mode 3.5V 12 12 ns 4,8 Recovery Width 5.5V 12 12 ns 4,8 Spec 11 Tost Oscillator Startup Time <td< td=""><td></td><td></td><td>Width</td><td>5.5V</td><td>5TpC</td><td></td><td>5TpC</td><td></td><td></td><td>1,7,8</td></td<>			Width	5.5V	5TpC		5TpC			1,7,8
5.5V 8TpC 8TpC 8TpC 1,7,8 7 TrTin, TfTin Timer Input Rise & Fall Timer 3.5V 100 100 ns 1,7,8 8A TwlL Int. Request Low 3.5V 100 100 ns 1,7,8 8A TwlL Int. Request Low 3.5V 100 100 ns 1,2,7,8 8B TwlL Int. Request Low 3.5V 5TpC 5TpC 1,3,7,8 9 TwlH Int. Request Input 3.5V 5TpC 5TpC 1,3,7,8 9 TwlH Int. Request Input 3.5V 5TpC 5TpC 1,2,7,8 10 Twsm STOP Mode 3.5V 5TpC 5TpC 1,2,7,8 10 Twsm STOP Mode 3.5V 12 12 ns 4,8 Recovery Width 5.5V 12 12 ns 4,8 Spec 11 Tost Oscillator Startup 3.5V 5TpC 5TpC 5TpC 4,8,9	6	TpTin	Timer Input Period	3.5V	8TpC		8TpC			1,7,8
7 TrTin, TfTin Timer Input Rise 3.5V 100 100 ns 1,7,8 8A TwlL Int. Request Low 3.5V 100 100 ns 1,7,8 8A TwlL Int. Request Low 3.5V 100 100 ns 1,2,7,8 8B TwlL Int. Request Low 3.5V 5TpC 5TpC 1,3,7,8 9 TwlH Int. Request Input 3.5V 5TpC 5TpC 1,3,7,8 9 TwlH Int. Request Input 3.5V 5TpC 5TpC 1,2,7,8 10 Twsm STOP Mode 3.5V 5TpC 5TpC 1,2,7,8 10 Twsm STOP Mode 3.5V 12 12 ns 4,8 Spec 12 12 ns 4,8 4,8 4,8 4,8 4,8 4,8 4,8 4,8 4,8 4,8 4,8 4,8 4,8 4,8 4,8 4,8 5,5V 5,5V <td< td=""><td></td><td></td><td></td><td>5.5V</td><td>8TpC</td><td></td><td>8ТрС</td><td></td><td></td><td>1,7,8</td></td<>				5.5V	8TpC		8ТрС			1,7,8
& Fall Timer 5.5V 100 100 ns 1,7,8 8A TwlL Int. Request Low 3.5V 100 100 ns 1,2,7,8 8B TwlL Int. Request Low 3.5V 70 70 ns 1,2,7,8 8B TwlL Int. Request Low 3.5V 5TpC 5TpC 1,3,7,8 9 TwlH Int. Request Input 3.5V 5TpC 5TpC 1,2,7,8 9 TwlH Int. Request Input 3.5V 5TpC 5TpC 1,3,7,8 10 Twsm STOP Mode 3.5V 5TpC 5TpC 1,2,7,8 10 Twsm STOP Mode 3.5V 12 12 ns 4,8 Recovery Width 5.5V 12 12 ns 4,8 Spec 11 Tost Oscillator Startup 3.5V 5TpC 5TpC 4,8,9	7	TrTin, TfTin	Timer Input Rise	3.5V		100		100	ns	1,7,8
8A TwlL Int. Request Low Time 3.5V 100 100 ns 1,2,7,8 8B TwlL Int. Request Low Time 3.5V 5TpC 5TpC 1,3,7,8 8B TwlL Int. Request Low Time 3.5V 5TpC 5TpC 1,3,7,8 9 TwlH Int. Request Input High Time 3.5V 5TpC 5TpC 1,3,7,8 9 TwlH Int. Request Input High Time 3.5V 5TpC 5TpC 1,2,7,8 10 Twsm STOP Mode Spec 3.5V 12 12 ns 4,8 11 Tost Oscillator Startup Time 3.5V 5TpC 5TpC 5TpC 4,8,9			& Fall Timer	5.5V		100		100	ns	1,7,8
Time 5.5V 70 70 ns 1,2,7,8 8B TwlL Int. Request Low 3.5V 5TpC 5TpC 1,3,7,8 9 TwlH Int. Request Input 3.5V 5TpC 5TpC 1,3,7,8 9 TwlH Int. Request Input 3.5V 5TpC 5TpC 1,2,7,8 10 Twsm STOP Mode 3.5V 5TpC 5TpC 1,2,7,8 10 Twsm STOP Mode 3.5V 12 12 ns 4,8 Recovery Width 5.5V 12 12 ns 4,8 Spec 11 Tost Oscillator Startup 3.5V 5TpC 5TpC 4,8,9	8A	TwIL	Int. Request Low	3.5V	100		100		ns	1,2,7,8
8B TwlL Int. Request Low Time 3.5V 5TpC 5TpC 5TpC 1,3,7,8 9 TwlH Int. Request Input High Time 3.5V 5TpC 5TpC 1,3,7,8 10 Twsm STOP Mode 3.5V 5TpC 5TpC 1,2,7,8 10 Twsm STOP Mode 3.5V 12 12 ns 4,8 Recovery Width Spec 5.5V 12 12 ns 4,8 11 Tost Oscillator Startup Time 3.5V 5TpC 5TpC 5TpC 4,8,9			Time	5.5V	70		70		ns	1,2,7,8
Time 5.5V 5TpC 5TpC 1,3,7,8 9 TwlH Int. Request Input High Time 3.5V 5TpC 5TpC 1,2,7,8 10 Twsm STOP Mode 3.5V 12 12 ns 4,8 Recovery Width Spec 5.5V 12 12 ns 4,8 11 Tost Oscillator Startup Time 3.5V 5TpC 5TpC 5TpC 4,8,9	8B	TwIL	Int. Request Low	3.5V	5TpC		5TpC			1,3,7,8
9 TwlH Int. Request Input High Time 3.5V 5TpC 5TpC 1,2,7,8 10 Twsm STOP Mode 3.5V 12 12 ns 4,8 10 Twsm STOP Mode 3.5V 12 12 ns 4,8 Spec 11 Tost Oscillator Startup Time 3.5V 5TpC 5TpC 5TpC 4,8,9			Time	5.5V	5TpC		5TpC			1,3,7,8
High Time 5.5V 5TpC 5TpC 1,2,7,8 10 Twsm STOP Mode 3.5V 12 12 ns 4,8 Recovery Width 5.5V 12 12 ns 4,8 Spec 11 Tost Oscillator Startup 3.5V 5TpC 5TpC 4,8,9 Time 5.5V 5TpC 5TpC 5TpC 4,8,9	9	TwIH	Int. Request Input	3.5V	5TpC		5TpC			1,2,7,8
10 Twsm STOP Mode 3.5V 12 12 ns 4,8 Recovery Width 5.5V 12 12 ns 4,8 Spec 12 12 12 ns 4,8 11 Tost Oscillator Startup 3.5V 5TpC 5TpC 4,8,9			High Time	5.5V	5TpC		5TpC			1,2,7,8
Recovery Width Spec5.5V1212ns4,811TostOscillator Startup Time3.5V5TpC5TpC4,8,95.5V5TpC5TpC5TpC4,8,9	10	Twsm	STOP Mode	3.5V	12		12		ns	4,8
Spec11 TostOscillator Startup3.5V5TpC5TpC4,8,9Time5.5V5TpC			Recovery Width	5.5V	12		12		ns	4,8
11TostOscillator Startup3.5V5TpC5TpC4,8,9Time5.5V5TpC			Spec							
Time 5.5V 5TpC	11	Tost	Oscillator Startup	3.5V		5TpC		5TpC		4,8,9
			Time	5.5V		5TpC				

Notes:

1. Timing Reference uses 0.7 V_{CC} for a logic 1 and 0.2 V_{CC} for a logic 0.

2. Interrupt request via Port 3 (P31-P33).

3. Interrupt request via Port 3 (P30).

4. SMR-D5 = 1, POR STOP Mode Delay is on.

5. Reg. WDTMR.

6. The V_{CC} voltage specification of 5.5V guarantees $5.0V \pm 0.5V$ and the V_{CC} voltage specification of 3.5V guarantees 3.5V only.

7. SMR D1 = 0.

8. Maximum frequency for internal system clock is 4 MHz when using XTAL divide-by-one mode.

9. For RC and LC oscillator, and for oscillator driven by clock driver.

PIN FUNCTIONS

EPROM Programming Mode

D7–D0 Data Bus. The data can be read from or written to external memory through the data bus.

A11–A0 Address Bus. During programming, the EPROM address is written to the address bus.

 $\mathbf{V_{CC}}$ Power Supply. This pin must supply 5V during the EPROM read mode and 6V during other modes.

CE Chip Enable (active Low). This pin is active during EPROM Read Mode, Program Mode, and Program Verify Mode.

 \overline{OE} Output Enable (active Low). This pin drives the direction of the Data Bus. When this pin is Low, the Data Bus is output, when High, the Data Bus is input.

EPM EPROM Program Mode. This pin controls the different EPROM Program Mode by applying different voltages.

 $\mathbf{V_{PP}}$ Program Voltage. This pin supplies the program voltage.

PGM Program Mode (active Low). When this pin is Low, the data is programmed to the EPROM through the Data Bus.

Application Precaution

The production test-mode environment may be enabled accidentally during normal operation if excessive noise surges above V_{CC} occur on pins XTAL1 and RESET.

In addition, processor operation of Z8 OTP devices may be affected by excessive noise surges on the V_{PP}, \overline{CE} , \overline{EPM} , \overline{OE} pins while the microcontroller is in Standard Mode.

Recommendations for dampening voltage surges in both test and OTP mode include the following:

- Using a clamping diode to V_{CC}
- Adding a capacitor to the affected pin

Standard Mode

XTAL Crystal 1 (time-based input). This pin connects a parallel-resonant crystal, ceramic resonator, LC, RC network, or external single-phase clock to the on-chip oscillator input.

XTAL2 Crystal 2 (time-based output). This pin connects a parallel-resonant crystal, ceramic resonator, LC, or RC network to the on-chip oscillator output.

R/W Read/Write (output, write Low). The R/W signal is Low when the CCP is writing to the external program or data memory (Z86E40 only).

RESET Reset (input, active Low). Reset will initialize the MCU. Reset is accomplished either through Power-On, Watch-Dog Timer reset, STOP-Mode Recovery, or external reset. During Power-On Reset and Watch-Dog Timer Reset, the internally generated reset drives the reset pin low for the POR time. Any devices driving the reset line must be open-drain in order to avoid damage from a possible conflict during reset conditions. Pull-up is provided internally. After the POR time, RESET is a Schmitt-triggered input.

To avoid asynchronous and noisy reset problems, the Z86E40 is equipped with a reset filter of four external clocks (4TpC). If the external reset signal is less than 4TpC in duration, no reset occurs. On the fifth clock after the reset is detected, an internal RST signal is latched and held for an internal register count of 18 external clocks, or for the duration of the external reset, whichever is longer. During the reset cycle, DS is held active Low while AS cycles at a rate of TpC/2. Program execution begins at location 000CH, 5–10 TpC cycles after RESET is released. For Power-On Reset, the reset output time is 5 ms. The Z86E40 does not reset WDTMR, SMR, P2M, and P3M registers on a STOP-Mode Recovery operation.

ROMIess (input, active Low). This pin, when connected to GND, disables the internal ROM and forces the device to function as a Z86C90/C89 ROMIess Z8. (Note that, when left unconnected or pulled High to V_{CC} , the device functions normally as a Z8 ROM version).

Note: When using in ROM Mode in High EMI (noisy) environment, the ROMless pins should be connected directly to $V_{CC}.$

PIN FUNCTIONS (Continued)

Port 3 (P37-P30). Port 3 is an 8-bit, CMOS-compatible port with four fixed inputs (P33-P30) and four fixed outputs (P37–P34). These eight lines can be configured by software for interrupt and handshake control functions. Port 3, Pin 0 is Schmitt- triggered. P31, P32, and P33 are standard CMOS inputs with single trip point (no Auto Latches) and P34, P35, P36, and P37 are push-pull output lines. Low EMI output buffers can be globally programmed by the software. Two on-board comparators can process analog signals on P31 and P32 with reference to the voltage on P33. The analog function is enabled by setting the D1 of Port 3 Mode Register (P3M). The comparator output can be outputted from P34 and P37, respectively, by setting PCON register Bit D0 to 1 state. For the interrupt function, P30 and P33 are falling edge triggered interrupt inputs. P31 and P32 can be programmed as falling, rising or both edges triggered interrupt inputs (Figure 21). Access to Counter/Timer 1 is made through P31 (T_{IN}) and P36 (T_{OUT}). Handshake lines for Port 0, Port 1, and Port 2 are also available on Port 3 (Table 9).

Note: When enabling/ or disabling analog mode, the following is recommended:

- 1. Allow two NOP delays before reading this comparator output.
- 2. Disable global interrupts, switch to analog mode, clear interrupts, and then re-enable interrupts.
- 3. IRQ register bits 3 to 0 must be cleared after enabling analog mode.

Note: P33–P30 differs from the Z86C30/C31/C40 in that there is no clamping diode to V_{CC} due to the EPROM high-voltage circuits. Exceeding the V_{IH} maximum specification during standard operating mode may cause the device to enter EPROM mode.

PIN FUNCTIONS (Continued)

Comparator Inputs. Port 3, P31, and P32, each have a comparator front end. The comparator reference voltage P33 is common to both comparators. In analog mode, P31 and P32 are the positive input of the comparators and P33 is the reference voltage of the comparators.

Auto Latch. The Auto Latch puts valid CMOS levels on all CMOS inputs (except P33–P31) that are not externally driven. Whether this level is 0 or 1, cannot be determined. A valid CMOS level, rather than a floating node, reduces excessive supply current flow in the input buffer. Auto Latches are available on Port 0, Port 2, and P30. There are no Auto Latches on P31, P32, and P33.

Low EMI Emission. The Z86E40 can be programmed to operate in a low EMI Emission Mode in the PCON register. The oscillator and all I/O ports can be programmed as low EMI emission mode independently. Use of this feature results in:

- The pre-drivers slew rate reduced to 10 ns typical.
- Low EMI output drivers have resistance of 200 Ohms (typical).
- Low EMI Oscillator.
- Internal SCLK/TCLK= XTAL operation limited to a maximum of 4 MHz – 250 ns cycle time, when Low EMI Oscillator is selected and system clock (SCLK = XTAL, SMR Reg. Bit D1 =1).
- Note for emulation only:

Do not set the emulator to emulate Port 1 in low EMI mode. Port 1 must always be configured in Standard Mode.

FUNCTIONAL DESCRIPTION

The MCU incorporates the following special functions to enhance the standard Z8 architecture to provide the user with increased design flexibility.

RESET. The device is reset in one of three ways:

- 1. Power-On Reset
- 2. Watch-Dog Timer
- 3. STOP-Mode Recovery Source

Note: Having the Auto Power-On Reset circuitry built-in, the MCU does not need to be connected to an external power-on reset circuit. The reset time is 5 ms (typical). The MCU does not reinitialize WDTMR, SMR, P2M, and P3M registers to their reset values on a STOP-Mode Recovery operation.

Note: The device V_{CC} must rise up to the operating V_{CC} specification before the TPOR expires.

Program Memory. The MCU can address up to 4 KB of Internal Program Memory (Figure 22). The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16-bit vectors that correspond to the six available interrupts. For EPROM mode, byte 12 (000CH) to address 4095 (0FFFH) consists of programmable EPROM. After reset, the program counter points at the address 000CH, which is the starting address of the user program.

In ROMless mode, the Z86E40 can address up to 64 KB of External Program Memory. The ROM/ROMless option is only available on the 44-pin devices.

6	5535	EPROM	ROMless
	External ROM and RAM		External
4	4095	On-Chip One Time PROM	ROM and RAM
Location of	12	✓	
Instruction	11	IRQ5	IRQ5
After RESET	10	IRQ5	IRQ5
	9	IRQ4	IRQ4
	8	IRQ4	IRQ4
Interrupt	7	IRQ3	IRQ3
Vector (Lower Byte)	6	IRQ3	IRQ3
(20110) 29(0)	5	IRQ2	IRQ2
Interrupt	4	IRQ2	IRQ2
Vector (Upper Byte)	3	IRQ1	IRQ1
(Opper Dyte)	2	IRQ1	IRQ1
	1	IRQ0	IRQ0
	0	IRQ0	IRQ0

Figure 22. Program Memory Map (ROMIess Z86E40 Only)

EPROM Protect. When in ROM Protect Mode, and executing out of External Program Memory, instructions LDC, LDCI, LDE, and LDEI cannot read Internal Program Memory.

When in ROM Protect Mode and executing out of Internal Program Memory, instructions LDC, LDCI, LDE, and LDEI can read Internal Program Memory.

Data Memory (DM). In EPROM Mode, the Z86E40 can address up to 60 KB of external data memory beginning at location 4096. In ROMIess mode, the Z86E40 can address up to 64 KB of data memory. External data memory may be included with, or separated from, the external program memory space. DM, an optional I/O function that can be

programmed to appear on pin P34, is used to distinguish between data and program memory space (Figure 23). The state of the \overline{DM} signal is controlled by the type of instruction being executed. An LDC opcode references PROGRAM (\overline{DM} inactive) memory, and an LDE instruction references data (\overline{DM} active Low) memory.



Figure 23. Data Memory Map



Figure 25. Register Pointer

Interrupts. The MCU has six different interrupts from six different sources. The interrupts are maskable and prioritized (Figure 28). The six sources are divided as follows: four sources are claimed by Port 3 lines P33–P30) and two

in counter/timers. The Interrupt Mask Register globally or individually enables or disables the six interrupt requests (Table 10).





Table 10.	Interrupt	Types,	Sources,	and	Vectors
-----------	-----------	--------	----------	-----	---------

Name	Source	Vector Location	Comments
IRQ0	DAV0, IRQ0	0, 1	External (P32), Rising/Falling Edge Triggered
IRQ1	IRQ1	2, 3	External (P33), Falling Edge Triggered
IRQ2	DAV2, IRQ2, T _{IN}	4, 5	External (P31), Rising/Falling Edge Triggered
IRQ3	IRQ3	6, 7	External (P30), Falling Edge Triggered
IRQ4	Т0	8, 9	Internal
IRQ5	TI	10, 11	Internal

Power-On Reset (POR). A timer circuit clocked by a dedicated on-board RC oscillator is used for the Power-On Reset (POR) timer function. The POR timer allows V_{CC} and the oscillator circuit to stabilize before instruction execution begins.

The POR timer circuit is a one-shot timer triggered by one of three conditions:

- 1. Power fail to Power OK status
- 2. Stop-Mode Recovery (if D5 of SMR=0)
- 3. WDT time-out

The POR time is a nominal 5 ms. Bit 5 of the STOP mode Register (SMR) determines whether the POR timer is bypassed after STOP-Mode Recovery (typical for an external clock and RC/LC oscillators with fast start up times).

HALT. Turns off the internal CPU clock, but not the XTAL oscillation. The counter/timers and external interrupt IRQ0, IRQ1, and IRQ2 remain active. The device is recovered by interrupts, either externally or internally generated. An interrupt request must be executed (enabled) to exit HALT Mode. After the interrupt service routine, the program continues from the instruction after the HALT.

In order to enter STOP or HALT Mode, it is necessary to first flush the instruction pipeline to avoid suspending execution in mid-instruction. To do this, the user must execute a NOP (Opcode=FFH) immediately before the appropriate sleep instruction, that is:

FF	NOP	; clear the pipeline
6F	STOP	; enter STOP Mode
	or	
FF	NOP	; clear the pipeline
7F	HALT	; enter HALT Mode

STOP. This instruction turns off the internal clock and external crystal oscillation and reduces the standby current to 10 microamperes or less. STOP Mode is terminated by one of the following resets: either by WDT time-out, POR, a Stop-Mode Recovery Source, which is defined by the SMR register or external reset. This causes the processor to restart the application program at address 000CH.

Port Configuration Register (PCON). The PCON register configures the ports individually; comparator output on Port 3, open-drain on Port 0 and Port 1, low EMI on Ports 0, 1, 2 and 3, and low EMI oscillator. The PCON register is located in the expanded register file at Bank F, location 00 (Figure 30).







Figure 36. EPROM Read Mode Timing Diagram

Z86E40 TIMING DIAGRAMS



Figure 37. Timing Diagram of EPROM Program and Verify Modes

Z86E40 TIMING DIAGRAMS (Continued)



Figure 38. Z86E40 Z8 OTP Programming Adapter For use with Standard EPROM Programmers





EXPANDED REGISTER FILE CONTROL REGISTERS



Figure 41. Port Configuration Register

Write Only



* Default setting after RESET

Figure 43. Watch-Dog Timer Mode Register Write Only



Note: Not used in conjunction with SMR Source

Figure 44. STOP-Mode Recovery Register 2 Write Only

D6 D5 D4 D3 D2 D1 D0 SCLK/TCLK Divide-by-16 0 OFF * 1 ON External Clock Divide by 2 SCLK/TCLK =XTAL/2* 0 1 SCLK/TCLK =XTAL Stop Mode Recovery Source 000 POR Only and/or External Reset* 001 P30 010 P31 011 P32 100 P33 101 P27 110 P2 NOR 0-3 111 P2 NOR 0-7 Stop Delay 0 OFF 1 ON* Stop Recovery Level 0 Low* 1 High Stop Flag POR* 0 1 Stop Recovery

* Default setting after RESET. ** Default setting after RESET and STOP-Mode Recovery.

Figure 42. STOP-Mode Recovery Register Write Only Except Bit D7, Which is Read Only

SMR (FH) 0B

D7



Figure 62. 44-Pin PLCC Package Diagram

D2

e

15.24

1.27 TYP

16.00

.600



SYMBOL	MILLIMETER		INCH	
	MIN	МАХ	MIN	MAX
A1	0.05	0.25	.002	.010
A2	2.00	2.25	.078	.089
b	0.25	0.45	.010	.018
с	0.13	0.20	.005	.008
HD	13.70	14.15	.539	.557
D	9.90	10.10	.390	.398
HE	13.70	14.15	.539	.557
E	9.90	10.10	.390	.398
θ	0.80 TYP		.0315 TYP	
L	0.60	1.20	.024	.047

.630

.050 TYP

Figure 63. 44-Pin LQFP Package Diagram

NOTES: 1. CONTROLLING DIMENSIONS : MILLIMETER 2. LEAD COPLANARITY : MAX .10 .004"