




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                             |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                      |
| Core Processor             | Z8                                                                                                                          |
| Core Size                  | 8-Bit                                                                                                                       |
| Speed                      | 16MHz                                                                                                                       |
| Connectivity               | -                                                                                                                           |
| Peripherals                | POR, WDT                                                                                                                    |
| Number of I/O              | 24                                                                                                                          |
| Program Memory Size        | 2KB (2K x 8)                                                                                                                |
| Program Memory Type        | OTP                                                                                                                         |
| EEPROM Size                | -                                                                                                                           |
| RAM Size                   | 125 x 8                                                                                                                     |
| Voltage - Supply (Vcc/Vdd) | 3.5V ~ 5.5V                                                                                                                 |
| Data Converters            | -                                                                                                                           |
| Oscillator Type            | Internal                                                                                                                    |
| Operating Temperature      | 0°C ~ 70°C (TA)                                                                                                             |
| Mounting Type              | Through Hole                                                                                                                |
| Package / Case             | 28-DIP (0.600", 15.24mm)                                                                                                    |
| Supplier Device Package    | -                                                                                                                           |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/zilog/z86e3116psg">https://www.e-xfl.com/product-detail/zilog/z86e3116psg</a> |

Power connections follow conventional descriptions below:

| Connection | Circuit         | Device          |
|------------|-----------------|-----------------|
| Power      | V <sub>CC</sub> | V <sub>DD</sub> |
| Ground     | GND             | V <sub>SS</sub> |



Figure 1. Z86E30/E31/E40 Functional Block Diagram




Figure 2. EPROM Programming Block Diagram




Figure 4. 44-Pin PLCC Pin Configuration  
Standard Mode

Table 2. 44-Pin PLCC Pin Identification

| Pin # | Symbol           | Function               | Direction |
|-------|------------------|------------------------|-----------|
| 1–2   | GND              | Ground                 |           |
| 3–4   | P12–P13          | Port 1, Pins 2,3       | In/Output |
| 5     | P03              | Port 0, Pin 3          | In/Output |
| 6–10  | P20–P24          | Port 2, Pins 0,1,2,3,4 | In/Output |
| 11    | $\overline{DS}$  | Data Strobe            | Output    |
| 12    | NC               | No Connection          |           |
| 13    | $R/\overline{W}$ | Read/Write             | Output    |
| 14–16 | P25–P27          | Port 2, Pins 5,6,7     | In/Output |
| 17–19 | P04–P06          | Port 0, Pins 4,5,6     | In/Output |
| 20–21 | P14–P15          | Port 1, Pins 4,5       | In/Output |
| 22    | P07              | Port 0, Pin 7          | In/Output |
| 23–24 | $V_{CC}$         | Power Supply           |           |
| 25–26 | P16–P17          | Port 1, Pins 6,7       | In/Output |
| 27    | XTAL2            | Crystal Oscillator     | Output    |
| 28    | XTAL1            | Crystal Oscillator     | Input     |
| 29–31 | P31–P33          | Port 3, Pins 1,2,3     | Input     |
| 32    | P34              | Port 3, Pin 4          | Output    |

Table 2. 44-Pin PLCC Pin Identification

| Pin # | Symbol             | Function           | Direction |
|-------|--------------------|--------------------|-----------|
| 33    | $\overline{AS}$    | Address Strobe     | Output    |
| 34    | $R/\overline{RL}$  | ROM/ROMless select | Input     |
| 35    | $\overline{RESET}$ | Reset              | Input     |
| 36    | P35                | Port 3, Pin 5      | Output    |
| 37    | P37                | Port 3, Pin 7      | Output    |
| 38    | P36                | Port 3, Pin 6      | Output    |
| 39    | P30                | Port 3, Pin 0      | Input     |
| 40–41 | P00–P01            | Port 0, Pins 0,1   | In/Output |
| 42–43 | P10–P11            | Port 1, Pins 0,1   | In/Output |
| 44    | P02                | Port 0, Pin 2      | In/Output |

PIN IDENTIFICATION (Continued)




Figure 7. 44-Pin PLCC Pin Configuration  
EPROM Programming Mode

Table 5. 44-Pin PLCC Pin Configuration  
EPROM Programming Mode

| Pin # | Symbol          | Function         | Direction |
|-------|-----------------|------------------|-----------|
| 1–2   | GND             | Ground           |           |
| 3–4   | NC              | No Connection    |           |
| 5     | A3              | Address 3        | Input     |
| 6–10  | D0–D4           | Data 0,1,2,3,4   | In/Output |
| 11–13 | NC              | No Connection    |           |
| 14–16 | D5–D7           | Data 5,6,7       | In/Output |
| 17–19 | A4–A6           | Address 4,5,6    | Input     |
| 20–21 | NC              | No Connection    |           |
| 22    | A7              | Address 7        | Input     |
| 23–24 | V <sub>CC</sub> | Power Supply     |           |
| 25–27 | NC              | No Connection    |           |
| 28    | CE              | Chip Select      | Input     |
| 29    | OE              | Output Enable    | Input     |
| 30    | EPM             | EPROM Prog. Mode | Input     |

Table 5. 44-Pin PLCC Pin Configuration  
EPROM Programming Mode

| Pin # | Symbol          | Function      | Direction |
|-------|-----------------|---------------|-----------|
| 31    | V <sub>PP</sub> | Prog. Voltage | Input     |
| 32    | A8              | Address 8     | Input     |
| 33–35 | NC              | No Connection |           |
| 36    | A9              | Address 9     | Input     |
| 37    | A11             | Address 11    | Input     |
| 38    | A10             | Address 10    | Input     |
| 39    | PGM             | Prog. Mode    | Input     |
| 40–41 | A0,A1           | Address 0,1   | Input     |
| 42–43 | NC              | No Connection |           |
| 44    | A2              | Address 2     | Input     |




Figure 12. EPROM Programming Mode  
28-Pin PLCC Pin Configuration

Table 8. 28-Pin EPROM  
Pin Identification

| Pin # | Symbol                  | Function         | Direction |
|-------|-------------------------|------------------|-----------|
| 1–3   | D5–D7                   | Data 5,6,7       | In/Output |
| 4–7   | A4–A7                   | Address 4,5,6,7  | Input     |
| 8     | V <sub>CC</sub>         | Power Supply     |           |
| 9     | NC                      | No connection    |           |
| 10    | $\overline{\text{CE}}$  | Chip Select      | Input     |
| 11    | $\overline{\text{OE}}$  | Output Enable    | Input     |
| 12    | EPM                     | EPROM Prog. Mode | Input     |
| 13    | V <sub>PP</sub>         | Prog. Voltage    | Input     |
| 14–15 | A8–A9                   | Address 8,9      | Input     |
| 16    | A11                     | Address 11       | Input     |
| 17    | A10                     | Address 10       | Input     |
| 18    | $\overline{\text{PGM}}$ | Prog. Mode       | Input     |
| 19–21 | A0–A2                   | Address 0,1,2    | Input     |
| 22    | V <sub>SS</sub>         | Ground           |           |
| 23    | A3                      | Address 3        | Input     |
| 24–28 | D0–D4                   | Data 0,1,2,3,4   | In/Output |

| $T_A = -40\text{ }^{\circ}\text{C to } +105\text{ }^{\circ}\text{C}$ |                                  |                             |                      |                       |                   |       |                                                   |         |
|----------------------------------------------------------------------|----------------------------------|-----------------------------|----------------------|-----------------------|-------------------|-------|---------------------------------------------------|---------|
| Sym                                                                  | Parameter                        | V <sub>CC</sub><br>Note [3] | Min                  | Max                   | Typical<br>@ 25°C | Units | Conditions                                        | Notes   |
| V <sub>CH</sub>                                                      | Clock Input High Voltage         | 4.5V                        | 0.7 V <sub>CC</sub>  | V <sub>CC</sub> +0.3  | 2.5               | V     | Driven by External Clock Generator                |         |
|                                                                      |                                  | 5.5V                        | 0.7 V <sub>CC</sub>  | V <sub>CC</sub> +0.3  | 2.5               | V     |                                                   |         |
| V <sub>CL</sub>                                                      | Clock Input Low Voltage          | 4.5V                        | GND-0.3              | 0.2 V <sub>CC</sub>   | 1.5               | V     | Driven by External Clock Generator                |         |
|                                                                      |                                  | 5.5V                        | GND-0.3              | 0.2 V <sub>CC</sub>   | 1.5               | V     |                                                   |         |
| V <sub>IH</sub>                                                      | Input High Voltage               | 4.5V                        | 0.7 V <sub>CC</sub>  | V <sub>CC</sub> +0.3  | 2.5               | V     |                                                   |         |
|                                                                      |                                  | 5.5V                        | 0.7 V <sub>CC</sub>  | V <sub>CC</sub> +0.3  | 2.5               | V     |                                                   |         |
| V <sub>IL</sub>                                                      | Input Low Voltage                | 4.5V                        | GND-0.3              | 0.2 V <sub>CC</sub>   | 1.5               | V     |                                                   |         |
|                                                                      |                                  | 5.5V                        | GND-0.3              | 0.2 V <sub>CC</sub>   | 1.5               | V     |                                                   |         |
| V <sub>OH</sub>                                                      | Output High Voltage Low EMI Mode | 4.5V                        | V <sub>CC</sub> -0.4 |                       | 4.8               | V     | I <sub>OH</sub> = -0.5 mA                         | 8       |
|                                                                      |                                  | 5.5V                        | V <sub>CC</sub> -0.4 |                       | 4.8               | V     | I <sub>OH</sub> = -0.5 mA                         | 8       |
| V <sub>OH1</sub>                                                     | Output High Voltage              | 4.5V                        | V <sub>CC</sub> -0.4 |                       | 4.8               | V     | I <sub>OH</sub> = -2.0 mA                         | 8       |
|                                                                      |                                  | 4.5V                        | V <sub>CC</sub> -0.4 |                       | 4.8               | V     | I <sub>OH</sub> = -2.0 mA                         | 8       |
| V <sub>OL</sub>                                                      | Output Low Voltage Low EMI Mode  | 4.5V                        |                      | 0.4                   | 0.2               | V     | I <sub>OL</sub> = 1.0 mA                          |         |
|                                                                      |                                  | 5.5V                        |                      | 0.4                   | 0.2               | V     | I <sub>OL</sub> = 1.0 mA                          |         |
| V <sub>OL1</sub>                                                     | Output Low Voltage               | 4.5V                        |                      | 0.4                   | 0.1               | V     | I <sub>OL</sub> = +4.0 mA                         | 8       |
|                                                                      |                                  | 5.5V                        |                      | 0.4                   | 0.1               | V     | I <sub>OL</sub> = +4.0 mA                         | 8       |
| V <sub>OL2</sub>                                                     | Output Low Voltage               | 4.5V                        |                      | 1.2                   | 0.5               | V     | I <sub>OL</sub> = +12 mA                          | 8       |
|                                                                      |                                  | 5.5V                        |                      | 1.2                   | 0.5               | V     | I <sub>OL</sub> = +12 mA                          | 8       |
| V <sub>RH</sub>                                                      | Reset Input High Voltage         | 3.5V                        | .8 V <sub>CC</sub>   | V <sub>CC</sub>       | 1.7               | V     |                                                   | 13      |
|                                                                      |                                  | 5.5V                        | .8 V <sub>CC</sub>   | V <sub>CC</sub>       | 2.1               | V     |                                                   | 13      |
| V <sub>OLR</sub>                                                     | Reset Output Low Voltage         | 3.5V                        |                      | 0.6                   | 0.3               | V     | I <sub>OL</sub> = 1.0 mA                          | 13      |
|                                                                      |                                  | 5.5V                        |                      | 0.6                   | 0.2               | V     | I <sub>OL</sub> = 1.0 mA                          | 13      |
| V <sub>OFFSET</sub>                                                  | Comparator Input Offset Voltage  | 4.5V                        |                      | 25                    | 10                | mV    |                                                   |         |
|                                                                      |                                  | 5.5V                        |                      | 25                    | 10                | mV    |                                                   |         |
| V <sub>ICR</sub>                                                     | Input Common Mode Voltage Range  | 4.5V                        | 0                    | V <sub>CC</sub> -1.5V |                   | V     |                                                   | 10      |
|                                                                      |                                  | 5.5V                        | 0                    | V <sub>CC</sub> -1.5V |                   | V     |                                                   | 10      |
| I <sub>IL</sub>                                                      | Input Leakage                    | 4.5V                        | -1                   | 2                     | <1                | μA    | V <sub>IN</sub> = 0V, V <sub>CC</sub>             |         |
|                                                                      |                                  | 5.5V                        | -1                   | 2                     | <1                | μA    |                                                   |         |
| I <sub>OL</sub>                                                      | Output Leakage                   | 4.5V                        | -1                   | 2                     | <1                | μA    | V <sub>IN</sub> = 0V, V <sub>CC</sub>             |         |
|                                                                      |                                  | 5.5V                        | -1                   | 2                     | <1                | μA    |                                                   |         |
| I <sub>IR</sub>                                                      | Reset Input Current              | 4.5V                        | -18                  | -180                  | -112              | μA    |                                                   |         |
|                                                                      |                                  | 5.5V                        | -18                  | -180                  | -112              | μA    |                                                   |         |
| I <sub>CC</sub>                                                      | Supply Current                   | 4.5V                        |                      | 25                    | 20                | mA    | @ 16 MHz                                          | 4,5     |
|                                                                      |                                  | 5.5V                        |                      | 25                    | 20                | mA    | @ 16 MHz                                          | 4,5     |
| I <sub>CC1</sub>                                                     | Standby Current Halt Mode        | 4.5V                        |                      | 8                     | 3.7               | mA    | V <sub>IN</sub> = 0V, V <sub>CC</sub>             | 4,5     |
|                                                                      |                                  | 5.5V                        |                      | 8                     | 3.7               | mA    | @ 16 MHz<br>V <sub>IN</sub> = 0V, V <sub>CC</sub> | 4,5     |
| I <sub>CC2</sub>                                                     | Standby Current (Stop Mode)      | 4.5V                        |                      | 10                    | 2                 | μA    | V <sub>IN</sub> = 0V, V <sub>CC</sub>             | 6,11,14 |
|                                                                      |                                  | 5.5V                        |                      | 10                    | 3                 | μA    | V <sub>IN</sub> = 0V, V <sub>CC</sub>             | 6,11,14 |
| I <sub>ALL</sub>                                                     | Auto Latch Low Current           | 4.5V                        | 1.4                  | 20                    | 4.7               | μA    | 0V < V <sub>IN</sub> < V <sub>CC</sub>            | 9       |
|                                                                      |                                  | 5.5V                        | 1.4                  | 20                    | 4.7               | μA    | 0V < V <sub>IN</sub> < V <sub>CC</sub>            | 9       |

## DC ELECTRICAL CHARACTERISTICS (Continued)

|    |           |                                                        |                      | $T_A = 0^{\circ}\text{C to } 70^{\circ}\text{C}$<br>16 MHz |            |          |       |
|----|-----------|--------------------------------------------------------|----------------------|------------------------------------------------------------|------------|----------|-------|
| No | Symbol    | Parameter                                              | Note [3]<br>$V_{CC}$ | Min                                                        | Max        | Units    | Notes |
| 1  | TdA(AS)   | Address Valid to $\overline{AS}$ Rise Delay            | 3.5V<br>5.5V         | 25<br>25                                                   |            | ns<br>ns | 2     |
| 2  | TdAS(A)   | $\overline{AS}$ Rise to Address Float Delay            | 3.5V<br>5.5V         | 35<br>35                                                   |            | ns<br>ns | 2     |
| 3  | TdAS(DR)  | $\overline{AS}$ Rise to Read Data Req'd Valid          | 3.5V<br>5.5V         |                                                            | 180<br>180 | ns<br>ns | 1,2   |
| 4  | TwAS      | $\overline{AS}$ Low Width                              | 3.5V<br>5.5V         | 40<br>40                                                   |            | ns<br>ns | 2     |
| 5  | TdAS(DS)  | Address Float to $\overline{DS}$ Fall                  | 3.5V<br>5.5V         | 0<br>0                                                     |            | ns<br>ns |       |
| 6  | TwDSR     | $\overline{DS}$ (Read) Low Width                       | 3.5V<br>5.5V         | 135<br>135                                                 |            | ns<br>ns | 1,2   |
| 7  | TwDSW     | $\overline{DS}$ (Write) Low Width                      | 3.5V<br>5.5V         | 80<br>80                                                   |            | ns<br>ns | 1,2   |
| 8  | TdDSR(DR) | $\overline{DS}$ Fall to Read Data Req'd Valid          | 3.5V<br>5.5V         |                                                            | 75<br>75   | ns<br>ns | 1,2   |
| 9  | ThDR(DS)  | Read Data to $\overline{DS}$ Rise Hold Time            | 3.5V<br>5.5V         | 0<br>0                                                     |            | ns<br>ns | 2     |
| 10 | TdDS(A)   | $\overline{DS}$ Rise to Address Active Delay           | 3.5V<br>5.5V         | 50<br>50                                                   |            | ns<br>ns | 2     |
| 11 | TdDS(AS)  | $\overline{DS}$ Rise to $\overline{AS}$ Fall Delay     | 3.5V<br>5.5V         | 35<br>35                                                   |            | ns<br>ns | 2     |
| 12 | TdR/W(AS) | R/ $\overline{W}$ Valid to $\overline{AS}$ Rise Delay  | 3.5V<br>5.5V         | 25<br>25                                                   |            | ns<br>ns | 2     |
| 13 | TdDS(R/W) | $\overline{DS}$ Rise to R/ $\overline{W}$ Not Valid    | 3.5V<br>5.5V         | 35<br>35                                                   |            | ns<br>ns | 2     |
| 14 | TdDW(DSW) | Write Data Valid to $\overline{DS}$ Fall (Write) Delay | 3.5V<br>5.5V         | 55<br>55                                                   | 25<br>25   | ns<br>ns | 2     |
| 15 | TdDS(DW)  | $\overline{DS}$ Rise to Write Data Not Valid Delay     | 3.5V<br>5.5V         | 35<br>35                                                   |            | ns<br>ns | 2     |
| 16 | TdA(DR)   | Address Valid to Read Data Req'd Valid                 | 3.5V<br>5.5V         |                                                            | 230<br>230 | ns<br>ns | 1,2   |
| 17 | TdAS(DS)  | $\overline{AS}$ Rise to $\overline{DS}$ Fall Delay     | 3.5V<br>5.5V         | 45<br>45                                                   |            | ns<br>ns | 2     |
| 18 | TdDM(AS)  | $\overline{DM}$ Valid to $\overline{AS}$ Fall Delay    | 3.5V<br>5.5V         | 30<br>30                                                   |            | ns<br>ns | 2     |
| 20 | ThDS(AS)  | $\overline{DS}$ Valid to Address Valid Hold Time       | 3.5V<br>5.5V         | 35<br>35                                                   |            | ns<br>ns |       |

**Notes:**

1. When using extended memory timing, add 2 TpC.
2. Timing numbers given are for minimum TpC.
3. The  $V_{CC}$  voltage specification of 5.5V guarantees 5.0V  $\pm 0.5V$  and the  $V_{CC}$  voltage specification of 3.5V guarantees only 3.5V

**Standard Test Load**

All timing references use 0.7  $V_{CC}$  for a logic 1 and 0.2  $V_{CC}$  for a logic 0.

For Standard Mode (not Low-EMI Mode for outputs) with SMR D1 = 0, D0 = 0.

## Additional Timing Table

| $T_A = -40\text{ }^{\circ}\text{C to }+105\text{ }^{\circ}\text{C}$ |              |                                           |                      |      |      |       |            |         |
|---------------------------------------------------------------------|--------------|-------------------------------------------|----------------------|------|------|-------|------------|---------|
| 16 MHz                                                              |              |                                           |                      |      |      |       |            |         |
| No                                                                  | Symbol       | Parameter                                 | $V_{CC}$<br>Note [6] | Min  | Max  | Units | Conditions | Notes   |
| 1                                                                   | TpC          | Input Clock Period                        | 3.5V                 | 62.5 | DC   | ns    |            | 1,7,8   |
|                                                                     |              |                                           | 5.5V                 | 62.5 | DC   | ns    |            | 1,7,8   |
| 2                                                                   | TrC,TfC      | Clock Input Rise & Fall Times             | 3.5V                 |      | 15   | ns    |            | 1,7,8   |
|                                                                     |              |                                           | 5.5V                 |      | 15   | ns    |            | 1,7,8   |
| 3                                                                   | TwC          | Input Clock Width                         | 3.5V                 | 31   |      | ns    |            | 1,7,8   |
|                                                                     |              |                                           | 5.5V                 | 31   |      | ns    |            | 1,7,8   |
| 4                                                                   | TwTinL       | Timer Input Low Width                     | 3.5V                 | 70   |      | ns    |            | 1,7,8   |
|                                                                     |              |                                           | 5.5V                 | 70   |      | ns    |            | 1,7,8   |
| 5                                                                   | TwTinH       | Timer Input High Width                    | 3.5V                 | 5TpC |      |       |            | 1,7,8   |
|                                                                     |              |                                           | 5.5V                 | 5TpC |      |       |            | 1,7,8   |
| 6                                                                   | TpTin        | Timer Input Period                        | 3.5V                 | 8TpC |      |       |            | 1,7,8   |
|                                                                     |              |                                           | 5.5V                 | 8TpC |      |       |            | 1,7,8   |
| 7                                                                   | TrTin, TfTin | Timer Input Rise & Fall Timer             | 3.5V                 |      | 100  | ns    |            | 1,7,8   |
|                                                                     |              |                                           | 5.5V                 |      | 100  | ns    |            | 1,7,8   |
| 8A                                                                  | TwIL         | Int. Request Low Time                     | 3.5V                 | 70   |      | ns    |            | 1,2,7,8 |
|                                                                     |              |                                           | 5.5V                 | 70   |      | ns    |            | 1,2,7,8 |
| 8B                                                                  | TwIL         | Int. Request Low Time                     | 3.5V                 | 5TpC |      |       |            | 1,3,7,8 |
|                                                                     |              |                                           | 5.5V                 | 5TpC |      |       |            | 1,3,7,8 |
| 9                                                                   | TwIH         | Int. Request Input High Time              | 3.5V                 | 5TpC |      |       |            | 1,2,7,8 |
|                                                                     |              |                                           | 5.5V                 |      |      |       |            |         |
| 10                                                                  | Twsm         | STOP Mode Recovery Width Spec             | 3.5V                 | 12   |      | ns    |            | 4,8     |
|                                                                     |              |                                           | 5.5V                 | 12   |      | ns    |            | 4,8     |
| 11                                                                  | Tost         | Oscillator Startup Time                   | 3.5V                 |      | 5TpC |       |            | 4,8     |
|                                                                     |              |                                           | 5.5V                 |      | 5TpC |       |            | 4,8     |
| 12                                                                  | Twdt         | Watch-Dog Timer Delay Time Before Timeout | 3.5V                 | 10   |      | ms    | D0 = 0     | 5,11    |
|                                                                     |              |                                           | 5.5V                 | 5    |      | ms    | D1 = 0     | 5,11    |
|                                                                     |              |                                           | 3.5V                 | 20   |      | ms    | D0 = 1     | 5,11    |
|                                                                     |              |                                           | 5.5V                 | 10   |      | ms    | D1 = 0     | 5,11    |
|                                                                     |              |                                           | 3.5V                 | 40   |      | ms    | D0 = 0     | 5,11    |
|                                                                     |              |                                           | 5.5V                 | 20   |      | ms    | D1 = 1     | 5,11    |
|                                                                     |              |                                           | 3.5V                 | 160  |      | ms    | D0 = 1     | 5,11    |
|                                                                     |              |                                           | 5.5V                 | 80   |      | ms    | D1 = 1     | 5,11    |

## Notes:

- Timing Reference uses 0.7  $V_{CC}$  for a logic 1 and 0.2  $V_{CC}$  for a logic 0.
- Interrupt request via Port 3 (P31–P33)
- Interrupt request via Port 3 (P30)
- SMR-D5 = 1, POR STOP Mode Delay is on
- Reg. WDTMR
- The  $V_{CC}$  voltage spec. of 5.5V guarantees 5.0V  $\pm$  0.5V.
- SMR D1 = 0
- Maximum frequency for internal system clock is 4 MHz when using XTAL divide-by-one mode.
- For RC and LC oscillator, and for oscillator driven by clock driver.
- Standard Mode (not Low EMI output ports)
- Using internal RC

**Port 2** (P27–P20). Port 2 is an 8-bit, bidirectional, CMOS-compatible I/O port. These eight I/O lines can be configured under software control as an input or output, independently. All input buffers are Schmitt-triggered. Bits programmed as outputs can be globally programmed as either push-pull or open-drain. Low EMI output buffers can

be globally programmed by the software. When used as an I/O port, Port 2 can be placed under handshake control.

In Handshake Mode, Port 3 lines P31 and P36 are used as handshake control lines. The handshake direction is determined by the configuration (input or output) assigned to bit 7 of Port 2 (Figure 20).




Figure 20. Port 2 Configuration




Figure 21. Port 3 Configuration

Table 9. Port 3 Pin Assignments

| Pin | I/O | CTC1             | Analog  | Interrupt | P0 HS | P1 HS | P2 HS | Ext |
|-----|-----|------------------|---------|-----------|-------|-------|-------|-----|
| P30 | IN  |                  |         | IRQ3      |       |       |       |     |
| P31 | IN  | T <sub>IN</sub>  | AN1     | IRQ2      |       | D/R   |       |     |
| P32 | IN  |                  | AN2     | IRQ0      | D/R   |       |       |     |
| P33 | IN  |                  | REF     | IRQ1      |       | D/R   |       |     |
| P34 | OUT |                  | AN1-Out |           |       | R/D   |       | /DM |
| P35 | OUT |                  |         |           | R/D   |       |       |     |
| P36 | OUT | T <sub>OUT</sub> |         |           |       | R/D   |       |     |
| P37 | OUT |                  | An2-Out |           |       |       |       |     |

FUNCTIONAL DESCRIPTION

The MCU incorporates the following special functions to enhance the standard Z8 architecture to provide the user with increased design flexibility.

**RESET.** The device is reset in one of three ways:

- 1. Power-On Reset
- 2. Watch-Dog Timer
- 3. STOP-Mode Recovery Source

**Note:** Having the Auto Power-On Reset circuitry built-in, the MCU does not need to be connected to an external power-on reset circuit. The reset time is 5 ms (typical). The MCU does not reinitialize WDTMR, SMR, P2M, and P3M registers to their reset values on a STOP-Mode Recovery operation.

**Note:** The device  $V_{CC}$  must rise up to the operating  $V_{CC}$  specification before the TPOR expires.

**Program Memory.** The MCU can address up to 4 KB of Internal Program Memory (Figure 22). The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16-bit vectors that correspond to the six available interrupts. For EPROM mode, byte 12 (000CH) to address 4095 (0FFFH) consists of program-mable EPROM. After reset, the program counter points at the address 000CH, which is the starting address of the user program.

In ROMless mode, the Z86E40 can address up to 64 KB of External Program Memory. The ROM/ROMless option is only available on the 44-pin devices.




Figure 22. Program Memory Map (ROMless Z86E40 Only)

**EPROM Protect.** When in ROM Protect Mode, and executing out of External Program Memory, instructions LDC, LDCI, LDE, and LDEI cannot read Internal Program Memory.

When in ROM Protect Mode and executing out of Internal Program Memory, instructions LDC, LDCI, LDE, and LDEI can read Internal Program Memory.

FUNCTIONAL DESCRIPTION (Continued)




Figure 25. Register Pointer



FUNCTIONAL DESCRIPTION (Continued)

**Interrupts.** The MCU has six different interrupts from six different sources. The interrupts are maskable and prioritized (Figure 28). The six sources are divided as follows: four sources are claimed by Port 3 lines P33–P30) and two

in counter/timers. The Interrupt Mask Register globally or individually enables or disables the six interrupt requests (Table 10).




Figure 28. Interrupt Block Diagram

Table 10. Interrupt Types, Sources, and Vectors

| Name | Source                      | Vector Location | Comments                                      |
|------|-----------------------------|-----------------|-----------------------------------------------|
| IRQ0 | DAV0, IRQ0                  | 0, 1            | External (P32), Rising/Falling Edge Triggered |
| IRQ1 | IRQ1                        | 2, 3            | External (P33), Falling Edge Triggered        |
| IRQ2 | DAV2, IRQ2, T <sub>IN</sub> | 4, 5            | External (P31), Rising/Falling Edge Triggered |
| IRQ3 | IRQ3                        | 6, 7            | External (P30), Falling Edge Triggered        |
| IRQ4 | T0                          | 8, 9            | Internal                                      |
| IRQ5 | T1                          | 10, 11          | Internal                                      |

FUNCTIONAL DESCRIPTION (Continued)




Figure 31. STOP-Mode Recovery Register  
(Write-Only Except Bit D7, Which is Read-Only)

## FUNCTIONAL DESCRIPTION (Continued)

Table 12. Stop-Mode Recovery Source

| D4 | D3 | D2 | SMR Source selection                |
|----|----|----|-------------------------------------|
| 0  | 0  | 0  | POR recovery only                   |
| 0  | 0  | 1  | P30 transition                      |
| 0  | 1  | 0  | P31 transition (Not in analog mode) |
| 0  | 1  | 1  | P32 transition (Not in analog mode) |
| 1  | 0  | 0  | P33 transition (Not in analog mode) |
| 1  | 0  | 1  | P27 transition                      |
| 1  | 1  | 0  | Logical NOR of Port 2 bits 0–3      |
| 1  | 1  | 1  | Logical NOR of Port 2 bits 0–7      |

**Stop-Mode Recovery Delay Select (D5).** The 5 ms RESET delay after Stop-Mode Recovery is disabled by programming this bit to a zero. A “1” in this bit will cause a 5 ms RESET delay after Stop-Mode Recovery. The default condition of this bit is 1. If the fast wake up mode is selected, the Stop-Mode Recovery source needs to be kept active for at least 5T<sub>PC</sub>.

**Stop-Mode Recovery Level Select (D6).** A “1” in this bit defines that a high level on any one of the recovery sources wakes the MCU from STOP Mode. A 0 defines low level recovery. The default value is 0.

**Cold or Warm Start (D7).** This bit is set by the device upon entering STOP Mode. A “0” in this bit indicates that the device has been reset by POR (cold). A “1” in this bit indicates the device was awakened by a SMR source (warm).

**Stop-Mode Recovery Register 2 (SMR2).** This register contains additional Stop-Mode Recovery sources. When the Stop-Mode Recovery sources are selected in this register then SMR Register. Bits D2, D3, and D4 must be 0.

| SMR:10 |    | Operation                          |
|--------|----|------------------------------------|
| D1     | D0 | Description of Action              |
| 0      | 0  | POR and/or external reset recovery |
| 0      | 1  | Logical AND of P20 through P23     |
| 1      | 0  | Logical AND of P20 through P27     |

**Watch-Dog Timer Mode Register (WDTMR).** The WDT is a retriggerable one-shot timer that resets the Z8 if it reaches its terminal count. The WDT is disabled after Power-On Reset and initially enabled by executing the WDT instruction and refreshed on subsequent executions of the WDT instruction. The WDT is driven either by an on-board RC oscillator or an external oscillator from XTAL1 pin. The

POR clock source is selected with bit 4 of the WDT register.

**Note:** Execution of the WDT instruction affects the Z (Zero), S (Sign), and V (Overflow) flags.

**WDT Time-Out Period (D0 and D1).** Bits 0 and 1 control a tap circuit that determines the time-out periods that can be obtained (Table 13). The default value of D0 and D1 are 1 and 0, respectively.

Table 13. Time-out Period of WDT

| D1 | D0 | Time-out of the Internal RC OSC | Time-out of the System Clock |
|----|----|---------------------------------|------------------------------|
| 0  | 0  | 5 ms                            | 128 SCLK                     |
| 0  | 1  | 10 ms*                          | 256 SCLK*                    |
| 1  | 0  | 20 ms                           | 512 SCLK                     |
| 1  | 1  | 80 ms                           | 2048 SCLK                    |

**Notes:**

\*The default setting is 10 ms.

**WDT During HALT Mode (D2).** This bit determines whether or not the WDT is active during HALT Mode. A “1” indicates that the WDT is active during HALT. A “0” disables the WDT in HALT Mode. The default value is “1”.

**WDT During STOP Mode (D3).** This bit determines whether or not the WDT is active during STOP mode. A “1” indicates active during STOP. A “0” disables the WDT during STOP Mode. This is applicable only when the WDT clock source is the internal RC oscillator.

**Clock Source For WDT (D4).** This bit determines which oscillator source is used to clock the internal POR and WDT counter chain. If the bit is a 1, the internal RC oscillator is bypassed and the POR and WDT clock source is driven from the external pin, XTAL1, and the WDT is stopped in STOP Mode. The default configuration of this bit is 0, which selects the RC oscillator.

**Permanent WDT.** When this feature is enabled, the WDT is enabled after reset and will operate in Run and Halt Mode. The control bits in the WDTMR do not affect the WDT operation. If the clock source of the WDT is the internal RC oscillator, then the WDT will run in STOP mode. If the clock source of the WDT is the XTAL1 pin, then the WDT will not run in STOP mode.

**Note:** WDT time-out in STOP Mode will not reset SMR, SMR2, PCON, WDTMR, P2M, P3M, Ports 2 & 3 Data Registers.

**WDTMR Register Accessibility.** The WDTMR register is accessible only during the **first 60** internal system clock

FUNCTIONAL DESCRIPTION (Continued)

EPROM MODE

Table 14 shows the programming voltages of each programming mode. Table 15, and figures that follow show the programming timing of each programming mode. Figure 38 shows the circuit diagram of a Z86E40 programming adapter, which adapts from 2764A to Z86E40 and Figure 39 shows the Z86E30/E31 Programming Adapter Circuitry. Figure 40 shows the flowchart of an Intelligent Programming Algorithm, which is compatible with 2764A EPROM (Z86E40 is 4K EPROM, 2764A is 8K EPROM). Since the EPROM size of Z86E30/E31/E40 differs from 2764A, the programming address range has to be set from 0000H to 0FFFH for the Z86E30/E40 and 0000H to 07FFH for Z86E31. Otherwise, the upper portion of EPROM data will overwrite the lower portion of EPROM data. Figure 39 shows the adaptation from the 2764A to Z86E30/E31.

**Note:** EPROM Protect feature allows the LDC, LDCI, LDE, and LDEI instructions from internal program memory. A ROM lookup table can be used with this feature.

During programming, the  $V_{PP}$  input pin supplies the programming voltage and current to the EPROM. This pin is also used to latch which EPROM mode is to be used (R/W EPROM or R/W Option bits). The mode is set by placing the correct mode number on the least significant bits of the address and raising the EPM pin above  $V$ . After a setup time, the  $V_{PP}$  pin can then be raised or lowered. The latched EPROM mode will remain until the EPM pin is reduced below  $V_H$ .

| Mode Name      | Mode # | LSB Addr |
|----------------|--------|----------|
| EPROM R/W      | 0      | 0000     |
| Option Bit R/W | 3      | 0011     |

EPROM R/W mode allows the programming of the user mode program ROM.

Option Bit R/W allows the programming of the Z8 option bits. When the device is latched into Option Bit R/W mode, the address must then be changed to 63 decimals (000000111111 Binary). The Options are mapped into this address as follows:

| Bit | Option               |
|-----|----------------------|
| 7   | Unused               |
| 6   | Unused               |
| 5   | 32 KHz XTAL Option   |
| 4   | Permanent WDT        |
| 3   | Auto Latch Disable   |
| 2   | RC Oscillator Option |
| 1   | RAM Protect          |
| 0   | ROM Protect          |

Table 14 gives the proper conditions for EPROM R/W operations, once the mode is latched.




Figure 39. Z86E30/E31 Programming Adapter Circuitry




Figure 62. 44-Pin PLCC Package Diagram




Figure 63. 44-Pin LQFP Package Diagram




Figure 64. 28-Pin DIP Package Diagram




Figure 65. 28-Pin SOIC Package Diagram