



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	Z8
Core Size	8-Bit
Speed	16MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	24
Program Memory Size	2KB (2K x 8)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	125 x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z86e3116ssc

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

PIN IDENTIFICATION (Continued)




Figure 5. 44-Pin LQFP Pin Configuration Standard Mode

Table 3. 44-Pin LQFP Pin Identification

Pin#	Symbol	Function	Direction
1–2	P05-P06	Port 0, Pins 5,6	In/Output
3–4	P14-P15	Port 1, Pins 4,5	In/Output
5	P07	Port 0, Pin 7	In/Output
6–7	V _{CC}	Power Supply	
8–9	P16-P17	Port 1, Pins 6,7	In/Output
10	XTAL2	Crystal Oscillator	Output
11	XTAL1	Crystal Oscillator	Input
12–14	P31-P33	Port 3, Pins 1,2,3	Input
15	P34	Port 3, Pin 4	Output
16	ĀS	Address Strobe	Output
17	R/RL	ROM/ROMless select	Input
18	RESET	Reset	Input
19	P35	Port 3, Pin 5	Output
20	P37	Port 3, Pin 7	Output
21	P36	Port 3, Pin 6	Output
22	P30	Port 3, Pin 0	Input
23–24	P00-P01	Port 0, Pin 0,1	In/Output
25–26	P10-P11	Port 1, Pins 0,1	In/Output

Table 3. 44-Pin LQFP Pin Identification

Symbol	Function	Direction
P02	Port 0, Pin 2	In/Output
GND	Ground	
P12-P13	Port 1, Pins 2,3	In/Output
P03	Port 0, Pin 3	In/Output
P20-4	Port 2, Pins 0,1,2,3,4	In/Output
DS	Data Strobe	Output
NC	No Connection	
R/W	Read/Write	Output
P25-P27	Port 2, Pins 5,6,7	In/Output
P04	Port 0, Pin 4	In/Output
	P02 GND P12–P13 P03 P20–4 DS NC R/W P25–P27	P02 Port 0, Pin 2 GND Ground P12-P13 Port 1, Pins 2,3 P03 Port 0, Pin 3 P20-4 Port 2, Pins 0,1,2,3,4 DS Data Strobe NC No Connection R/W Read/Write P25-P27 Port 2, Pins 5,6,7

PIN IDENTIFICATION (Continued)




Figure 9. Standard Mode 28-Pin DIP/SOIC Pin Configuration




Figure 10. EPROM Programming Mode 28-Pin DIP/SOIC Pin Configuration



Pin#	Symbol	Function	Direction
1–3	P25-P27	Port 2, Pins 5,6,	In/Output
4–7	P04-P07	Port 0, Pins 4,5,6,7	In/Output
8	V _{CC}	Power Supply	
9	XTAL2	Crystal Oscillator	Output
10	XTAL1	Crystal Oscillator	Input
11–13	P31-P33	Port 3, Pins 1,2,3	Input
14–15	P34-P35	Port 3, Pins 4,5	Output
16	P37	Port 3, Pin 7	Output
17	P36	Port 3, Pin 6	Output
18	P30	Port 3, Pin 0	Input
19–21	P00-P02	Port 0, Pins 0,1,2	In/Output
22	V _{SS}	Ground	
23	P03	Port 0, Pin 3	In/Output
24–28	P20-P24	Port 2, Pins 0,1,2,3,4	In/Output




Figure 11. Standard Mode 28-Pin PLCC Pin Configuration

DC ELECTRICAL CHARACTERISTICS (Continued)

			T _A = 0 °C	to +70 °C				
		v_{cc}	**		Typical			
Sym	Parameter	Note [3]	Min	Max	@ 25°C	Units	Conditions	Notes
I _{CC}	Supply Current	3.5V		20	7	mA	@ 16 MHz	4,5
		5.5V		25	20	mΑ	@ 16 MHz	4,5
I _{CC1}	Standby Current	3.5V		8	3.7	mA	$V_{IN} = 0V, V_{CC}$	4,5
	Halt Mode	5.5V		8	3.7	mΑ	@ 16 MHz	4,5
		3.5V		7.0	2.9	mA	Clock Divide by	4,5
		5.5V		7.0	2.9	mΑ	16 @ 16 MHz	4,5
I _{CC2}	Standby Current	3.5V		10	2	μΑ	$V_{IN} = 0V, V_{CC}$	6,11
002	Stop Mode	5.5V		10	3	μΑ	$V_{IN} = 0V, V_{CC}$	6,11
		3.5V		800	600	μΑ	$V_{IN} = 0V, V_{CC}$	6,11,1
		5.5V		800	600	μΑ		4
						·	$V_{IN} = 0V, V_{CC}$	6,11,1
								4
I _{ALL}	Auto Latch	3.5V	0.7	8	2.4	μΑ	0V <v<sub>IN<v<sub>CC</v<sub></v<sub>	9
	Low Current	5.5V	1.4	15	4.7	μΑ	0V <v<sub>IN<v<sub>CC</v<sub></v<sub>	9
I _{ALH}	Auto Latch	3.5V	-0.6	-5	-1.8	μΑ	0V <v<sub>IN<v<sub>CC</v<sub></v<sub>	9
, , , , , ,	High Current	5.5V	-1	-8	-3.8	μA	0V <v<sub>IN<v<sub>CC</v<sub></v<sub>	9
T _{POR}	Power On Reset	3.5V	3.0	24	7	ms		
. •		5.5V	2.0	13	4	ms		
$\overline{V_{LV}}$	Auto Reset Voltage		2.3	3.1	2.9	V		1,7

Notes:

- 1. Device does function down to the Auto Reset voltage.
- 2. GND=0V
- 3. The V_{CC} voltage specification of 5.5V guarantees 5.0V \pm 0.5V and the V_{CC} voltage specification of 3.5V guarantees only 3.5V.
- 4. All outputs unloaded, I/O pins floating, inputs at rail.
- 5. CL1= CL2 = 22 pF
- 6. Same as note [4] except inputs at $V_{CC.}$
- 7. Max. temperature is 70°C.
- 8. STD Mode (not Low EMI Mode)
- 9. Auto Latch (mask option) selected
- 10. For analog comparator inputs when analog comparators are enabled.
- 11. Clock must be forced Low, when XTAL1 is clock driven and XTAL2 is floating.
- 12. Typicals are at $V_{CC} = 5.0V$ and $V_{CC} = 3.5V$
- 13. Z86E40 only
- 14. WDT running

			T _A =-40 °C	to +105 °C				
Sym	Parameter	V _{CC} Note [3]	Min	Max	Typical @ 25°C	Units	Conditions	Notes
V _{CH}	Clock Input High	4.5V	0.7 V _{CC}	V _{CC} +0.3	2.5	V	Driven by External	
	Voltage	5.5V	0.7 V _{CC}	V _{CC} +0.3	2.5	V	Clock Generator	
V _{CL}	Clock Input Low	4.5V	GND-0.3	0.2 V _{CC}	1.5	V	Driven by External	
	Voltage	5.5V	GND-0.3	0.2 V _{CC}	1.5	V	Clock Generator	
V _{IH}	Input High Voltage	4.5V	0.7 V _{CC}	V _{CC} +0.3	2.5	V		
		5.5V	$0.7\mathrm{V}_{\mathrm{CC}}$	V _{CC} +0.3	2.5	V		
V _{IL}	Input Low Voltage	4.5V	GND-0.3	0.2 V _{CC}	1.5	V		
		5.5V	GND-0.3	$0.2\mathrm{V}_\mathrm{CC}$	1.5	V		
V _{OH}	Output High	4.5V	V _{CC} -0.4		4.8	V	$I_{OH} = -0.5 \text{ mA}$	8
	Voltage Low EMI Mode	5.5V	V _{CC} -0.4		4.8	V	$I_{OH} = -0.5 \text{ mA}$	8
V _{OH1}	Output High Voltage	4.5V	V _{CC} -0.4		4.8	V	I _{OH} = -2.0 mA	8
		4.5V	V _{CC} -0.4		4.8	V	$I_{OH} = -2.0 \text{ mA}$	8
V _{OL}	Output Low Voltage	4.5V		0.4	0.2	V	I _{OL} = 1.0 mA	
	Low EMI Mode	5.5V		0.4	0.2	V	$I_{OL} = 1.0 \text{ mA}$	
V _{OL1}	Output Low Voltage	4.5V		0.4	0.1	V	$I_{OL} = + 4.0 \text{ mA}$	8
		5.5V		0.4	0.1	V	I_{OL} = +4.0 mA	8
V _{OL2}	Output Low Voltage	4.5V		1.2	0.5	V	I _{OL} = + 12 mA	8
		5.5V		1.2	0.5	V	I_{OL} = + 12 mA	8
V_{RH}	Reset Input High	3.5V	.8 V _{CC}	V _{CC}	1.7	V		13
	Voltage	5.5V	.8 V _{CC}	V_{CC}	2.1	V		13
V _{OLR}	Reset Output Low	3.5V		0.6	0.3	V	I _{OL} = 1.0 mA	13
	Voltage	5.5V		0.6	0.2	V	$I_{OL} = 1.0 \text{ mA}$	13
V _{OFFSET}	Comparator Input	4.5V		25	10	mV		
	Offset Voltage	5.5V		25	10	mV		
V_{ICR}	Input Common	4.5V	0	V _{CC} -1.5V		V		10
	Mode Voltage Range	5.5V	0	V _{CC} -1.5V		V		10
I _{IL}	Input Leakage	4.5V	-1 1	2	<1 -1	μA ^	$V_{IN} = 0V, V_{CC}$	
<u> </u>	Output Leakage	5.5V 4.5V	-1 -1	2	<1 <1	μA 	$V_{IN} = 0V, V_{CC}$ $V_{IN} = 0V, V_{CC}$	
l _{OL}	Output Leakage	4.5 V 5.5 V	- 1 -1	2	<1 <1	μΑ μΑ	$V_{IN} = 0V, V_{CC}$ $V_{IN} = 0V, V_{CC}$	
<u> </u>	Reset Input Current	4.5V	-18	-180	-112		VIN = OV, VCC	
I _{IR}	Reset input Current	4.5 V 5.5 V	-10 -18	-180	-112 -112	μΑ μΑ		
I _{CC}	Supply Current	4.5V		25	20	mA	@ 16 MHz	4,5
CC		5.5V		25	20	mA	@ 16 MHz	4,5
I _{CC1}	Standby Current Halt Mode	4.5V		8	3.7	mA	V _{IN} = 0V, V _{CC} @ 16 MHz	4,5
		5.5V		8	3.7	mA	V _{IN} = 0V, V _{CC} @ 16 MHz	4,5
I _{CC2}	Standby Current	4.5V		10	2	μΑ	$V_{IN} = 0V, V_{CC}$	6,11,14
002	(Stop Mode)	5.5V		10	3	μΑ	$V_{IN} = 0V, V_{CC}$	6,11,14
I _{ALL}	Auto Latch Low	4.5V	1.4	20	4.7	<u>.</u> μΑ	0V < V _{IN} < V _{CC}	9
ALL	Current	5.5V	1.4	20	4.7	μΑ	$0V < V_{IN} < V_{CC}$	9

Additional Timing Table

				$I_A = -40$) °C to +	105 °C		
				16 N	lHz			
No	Symbol	Parameter	V _{CC} Note [6]	Min	Max	Units	Conditions	Notes
1	ТрС	Input Clock Period	3.5V	62.5	DC	ns		1,7,8
	·	·	5.5V	62.5	DC	ns		1,7,8
2	TrC,TfC	Clock Input Rise &	3.5V		15	ns		1,7,8
		Fall Times	5.5V		15	ns		1,7,8
3	TwC	Input Clock Width	3.5V	31		ns		1,7,8
		•	5.5V	31		ns		1,7,8
4	TwTinL	Timer Input Low	3.5V	70		ns		1,7,8
		Width	5.5V	70		ns		1,7,8
5	TwTinH	Timer Input High	3.5V	5TpC				1,7,8
		Width	5.5V	5TpC				1,7,8
6	TpTin	Timer Input Period	3.5V	8TpC				1,7,8
	·	·	5.5V	8TpC				1,7,8
7	TrTin, TfTin	Timer Input Rise	3.5V		100	ns		1,7,8
		& Fall Timer	5.5V		100	ns		1,7,8
8A	TwIL	Int. Request Low	3.5V	70		ns		1,2,7,8
		Time	5.5V	70		ns		1,2,7,8
8B	TwIL	Int. Request Low	3.5V	5TpC				1,3,7,8
		Time	5.5V	5TpC				1,3,7,8
9	TwIH	Int. Request Input	3.5V	5TpC				1,2,7,8
		High Time	5.5V	•				, , ,
10	Twsm	STOP Mode	3.5V	12		ns		4,8
		Recovery Width Spec	5.5V	12		ns		4,8
11	Tost	Oscillator Startup	3.5V		5TpC			4,8
		Time	5.5V		5TpC			4,8
12	Twdt	Watch-Dog Timer	3.5V	10		ms	D0 = 0	5,11
		Delay Time	5.5V	5		ms	D1 = 0	5,11
		Before Timeout	3.5V	20		ms	D0 = 1	5,11
			5.5V	10		ms	D1 = 0	5,11
		_	3.5V	40		ms	D0 = 0	5,11
			5.5V	20		ms	D1 = 1	5,11
		_	3.5V	160		ms	D0 = 1	5,11
			5.5V	80		ms	D1 = 1	5,11

Notes:

- 1. Timing Reference uses 0.7 V_{CC} for a logic 1 and 0.2 V_{CC} for a logic 0.
- 2. Interrupt request via Port 3 (P31-P33)
- 3. Interrupt request via Port 3 (P30)
- 4. SMR-D5 = 1, POR STOP Mode Delay is on
- 5. Reg. WDTMR
- 6. The $V_{\mbox{\footnotesize{CC}}}$ voltage spec. of 5.5V guarantees 5.0V \pm 0.5V.
- 7. SMR D1 = 0
- 8. Maximum frequency for internal system clock is 4 MHz when using XTAL divide-by-one mode.
- 9. For RC and LC oscillator, and for oscillator driven by clock driver.
- 10. Standard Mode (not Low EMI output ports)
- 11. Using internal RC

PIN FUNCTIONS

EPROM Programming Mode

D7–D0 Data Bus. The data can be read from or written to external memory through the data bus.

A11–A0 Address Bus. During programming, the EPROM address is written to the address bus.

V_{CC} Power Supply. This pin must supply 5V during the EPROM read mode and 6V during other modes.

CE Chip Enable (active Low). This pin is active during EPROM Read Mode, Program Mode, and Program Verify Mode.

OE Output Enable (active Low). This pin drives the direction of the Data Bus. When this pin is Low, the Data Bus is output, when High, the Data Bus is input.

EPM EPROM Program Mode. This pin controls the different EPROM Program Mode by applying different voltages.

 $\mathbf{V_{PP}}$ Program Voltage. This pin supplies the program voltage.

PGM Program Mode (active Low). When this pin is Low, the data is programmed to the EPROM through the Data Bus.

Application Precaution

The production test-mode environment may be enabled accidentally during normal operation if excessive noise surges above V_{CC} occur on pins XTAL1 and RESET.

In addition, processor operation of Z8 OTP devices may be affected by excessive noise surges on the V_{PP} , \overline{CE} , \overline{EPM} , \overline{OE} pins while the microcontroller is in Standard Mode.

Recommendations for dampening voltage surges in both test and OTP mode include the following:

- Using a clamping diode to V_{CC}
- Adding a capacitor to the affected pin

Standard Mode

XTAL Crystal 1 (time-based input). This pin connects a parallel-resonant crystal, ceramic resonator, LC, RC network, or external single-phase clock to the on-chip oscillator input.

XTAL2 Crystal 2 (time-based output). This pin connects a parallel-resonant crystal, ceramic resonator, LC, or RC network to the on-chip oscillator output.

 R/\overline{W} Read/Write (output, write Low). The R/\overline{W} signal is Low when the CCP is writing to the external program or data memory (Z86E40 only).

RESET Reset (input, active Low). Reset will initialize the MCU. Reset is accomplished either through Power-On, Watch-Dog Timer reset, STOP-Mode Recovery, or external reset. During Power-On Reset and Watch-Dog Timer Reset, the internally generated reset drives the reset pin low for the POR time. Any devices driving the reset line must be open-drain in order to avoid damage from a possible conflict during reset conditions. Pull-up is provided internally. After the POR time, RESET is a Schmitt-triggered input.

To avoid asynchronous and noisy reset problems, the Z86E40 is equipped with a reset filter of four external clocks (4TpC). If the external reset signal is less than 4TpC in duration, no reset occurs. On the fifth clock after the reset is detected, an internal RST signal is latched and held for an internal register count of 18 external clocks, or for the duration of the external reset, whichever is longer. During the reset cycle, \overline{DS} is held active Low while \overline{AS} cycles at a rate of TpC/2. Program execution begins at location 000CH, 5–10 TpC cycles after \overline{RESET} is released. For Power-On Reset, the reset output time is 5 ms. The Z86E40 does not reset WDTMR, SMR, P2M, and P3M registers on a STOP-Mode Recovery operation.


ROMIess (input, active Low). This pin, when connected to GND, disables the internal ROM and forces the device to function as a Z86C90/C89 ROMIess Z8. (Note that, when left unconnected or pulled High to V_{CC} , the device functions normally as a Z8 ROM version).

Note: When using in ROM Mode in High EMI (noisy) environment, the ROMless pins should be connected directly to V_{CC} .

Port 2 (P27–P20). Port 2 is an 8-bit, bidirectional, CMOS-compatible I/O port. These eight I/O lines can be configured under software control as an input or output, independently. All input buffers are Schmitt-triggered. Bits programmed as outputs can be globally programmed as either push-pull or open-drain. Low EMI output buffers can

be globally programmed by the software. When used as an I/O port, Port 2 can be placed under handshake control.

In Handshake Mode, Port 3 lines P31 and P36 are used as handshake control lines. The handshake direction is determined by the configuration (input or output) assigned to bit 7 of Port 2 (Figure 20).






Figure 20. Port 2 Configuration




Figure 21. Port 3 Configuration

Table 9. Port 3 Pin Assignments

Pin	I/O	CTC1	Analog	Interrupt	P0 HS	P1 HS	P2 HS	Ext
P30	IN			IRQ3				
P31	IN	T _{IN}	AN1	IRQ2		D/R		
P32	IN		AN2	IRQ0	D/R			
P33	IN		REF	IRQ1		D/R		
P34	OUT		AN1-Out			R/D		/DM
P35	OUT				R/D			
P36	OUT	T _{OUT}				R/D		
P37	OUT		An2-Out					

FUNCTIONAL DESCRIPTION (Continued)




Figure 25. Register Pointer




Figure 26. Expanded Register File Architecture

When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority Register (IPR). An interrupt machine cycle is activated when an interrupt request is granted. Thus, disabling all subsequent interrupts, saves the Program Counter and Status Flags, and then branches to the program memory vector location reserved for that interrupt. All interrupts are vectored through locations in the program memory. This memory location and the next byte contain the 16-bit starting address of the interrupt service routine for that particular interrupt request.

To accommodate polled interrupt systems, interrupt inputs are masked and the interrupt request register is polled to determine which of the interrupt requests need service.

An interrupt resulting from AN1 is mapped into IRQ2, and an interrupt from AN2 is mapped into IRQ0. Interrupts IRQ2 and IRQ0 may be rising, falling or both edge triggered, and are programmable by the user. The software may poll to identify the state of the pin.

Programming bits for the Interrupt Edge Select are located in bits D7 and D6 of the IRQ Register (R250). The configuration is shown in Table 11.

Table 11. IRQ Register Configuration

IR	lQ	Interru	pt Edge
D7	D6	P31	P32
0	0	F	F
0	1	F	R
1	0	R	F
1	1	R/F	R/F

Notes:

F = Falling Edge R = Rising Edge

Clock. The on-chip oscillator has a high-gain, parallel-resonant amplifier for connection to a crystal, RC, ceramic resonator, or any suitable external clock source (XTAL1 = Input, XTAL2 = Output). The crystal should be AT cut, 10 KHz to 16 MHz max, with a series resistance (RS) less than or equal to 100 Ohms.

The crystal should be connected across XTAL1 and XTAL2 using the vendor's recommended capacitor values from each pin directly to device pin Ground. The RC oscillator option can be selected in the programming mode. The RC oscillator configuration must be an external resistor connected from XTAL1 to XTAL2, with a frequency-setting capacitor from XTAL1 to Ground (Figure 29).




Figure 29. Oscillator Configuration

FUNCTIONAL DESCRIPTION (Continued)

Power-On Reset (POR). A timer circuit clocked by a dedicated on-board RC oscillator is used for the Power-On Reset (POR) timer function. The POR timer allows V_{CC} and the oscillator circuit to stabilize before instruction execution begins.

The POR timer circuit is a one-shot timer triggered by one of three conditions:

- 1. Power fail to Power OK status
- 2. Stop-Mode Recovery (if D5 of SMR=0)
- 3. WDT time-out

The POR time is a nominal 5 ms. Bit 5 of the STOP mode Register (SMR) determines whether the POR timer is bypassed after STOP-Mode Recovery (typical for an external clock and RC/LC oscillators with fast start up times).

HALT. Turns off the internal CPU clock, but not the XTAL oscillation. The counter/timers and external interrupt IRQ0, IRQ1, and IRQ2 remain active. The device is recovered by interrupts, either externally or internally generated. An interrupt request must be executed (enabled) to exit HALT Mode. After the interrupt service routine, the program continues from the instruction after the HALT.

In order to enter STOP or HALT Mode, it is necessary to first flush the instruction pipeline to avoid suspending execution in mid-instruction. To do this, the user must execute a NOP (Opcode=FFH) immediately before the appropriate sleep instruction, that is:

FF	NOP	; clear the pipeline
6F	STOP	; enter STOP Mode
	or	
FF	NOP	; clear the pipeline
7F	HALT	; enter HALT Mode

STOP. This instruction turns off the internal clock and external crystal oscillation and reduces the standby current to 10 microamperes or less. STOP Mode is terminated by one of the following resets: either by WDT time-out, POR, a Stop-Mode Recovery Source, which is defined by the SMR register or external reset. This causes the processor to restart the application program at address 000CH.

Port Configuration Register (PCON). The PCON register configures the ports individually; comparator output on Port 3, open-drain on Port 0 and Port 1, low EMI on Ports 0, 1, 2 and 3, and low EMI oscillator. The PCON register is located in the expanded register file at Bank F, location 00 (Figure 30).




Figure 30. Port Configuration Register (PCON) (Write Only)

Comparator Output Port 3 (D0). Bit 0 controls the comparator output in Port 3. A "1" in this location brings the comparator outputs to P34 and P37, and a "0" releases the Port to its standard I/O configuration. The default value is 0.

Port 1 Open-Drain (D1). Port 1 can be configured as an open-drain by resetting this bit (D1=0) or configured as push-pull active by setting this bit (D1=1). The default value is 1.

Port 0 Open-Drain (D2). Port 0 can be configured as an open-drain by resetting this bit (D2=0) or configured as push-pull active by setting this bit (D2=1). The default value is 1.

Low EMI Port 0 (D3). Port 0 can be configured as a Low EMI Port by resetting this bit (D3=0) or configured as a Standard Port by setting this bit (D3=1). The default value is 1.

Low EMI Port 1 (D4). Port 1 can be configured as a Low EMI Port by resetting this bit (D4=0) or configured as a Standard Port by setting this bit (D4=1). The default value is 1. **Note:** The emulator does not support Port 1 low EMI mode and must be set D4 = 1.


Low EMI Port 2 (D5). Port 2 can be configured as a Low EMI Port by resetting this bit (D5=0) or configured as a Standard Port by setting this bit (D5=1). The default value is 1.

Low EMI Port 3 (D6). Port 3 can be configured as a Low EMI Port by resetting this bit (D6=0) or configured as a Standard Port by setting this bit (D6=1). The default value is 1.

Low EMI OSC (D7). This bit of the PCON Register controls the low EMI noise oscillator. A "1" in this location configures the oscillator with standard drive. While a "0" configures the oscillator with low noise drive, however, it does not affect the relationship of SCLK and XTAL. The low EMI mode will reduce the drive of the oscillator (OSC). The default value is 1. **Note:** 4 MHz is the maximum external clock frequency when running in the low EMI oscillator mode.

Stop-Mode Recovery Register (SMR). This register selects the clock divide value and determines the mode of Stop-Mode Recovery (Figure 31). All bits are Write Only except bit 7 which is a Read Only. Bit 7 is a flag bit that is hardware set on the condition of STOP Recovery and reset by a power-on cycle. Bit 6 controls whether a low or high level is required from the recovery source. Bit 5 controls the reset delay after recovery. Bits 2, 3, and 4 of the SMR register specify the Stop-Mode Recovery Source. The SMR is located in Bank F of the Expanded Register Group at address 0BH.

cycles from the execution of the first instruction after Power-On Reset, Watch-Dog reset or a STOP-Mode Recovery (Figures 33 and 34). After this point, the register cannot be modified by any means, intentional or otherwise. The WDTMR cannot be read and is located in Bank F of the Expanded Register Group at address location 0FH.



^{*} Default setting after RESET

Figure 33. Watch-Dog Timer Mode Register Write Only

FUNCTIONAL DESCRIPTION (Continued)




Figure 34. Resets and WDT

FUNCTIONAL DESCRIPTION (Continued)




Figure 36. EPROM Read Mode Timing Diagram

Z86E40 TIMING DIAGRAMS (Continued)




Figure 38. Z86E40 Z8 OTP Programming Adapter For use with Standard EPROM Programmers




Figure 40. Z86E40 Programming Algorithm

Z8 CONTROL REGISTER DIAGRAMS (Continued)




Figure 51. Port 2 Mode Register F6H: Write Only




Figure 52. Port 3 Mode Register F7H: Write Only




Figure 53. Port 0 and 1 Mode Register F8H: Write Only Z86E30/E31 Only




Figure 54. Interrupt Priority Register F9H: Write Only




Figure 64. 28-Pin DIP Package Diagram




Figure 65. 28-Pin SOIC Package Diagram