
#### Zilog - Z86E4016AEG Datasheet





Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"


#### Details

Product Status	Active
Core Processor	Z8
Core Size	8-Bit
Speed	16MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	32
Program Memory Size	4KB (4K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	236 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	44-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z86e4016aeg

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## **PIN IDENTIFICATION (Continued)**






# Table 5. 44-Pin PLCC Pin ConfigurationEPROM Programming Mode

Pin #	Symbol	Function	Direction
1–2	GND	Ground	
3–4	NC	No Connection	
5	A3	Address 3	Input
6–10	D0-D4	Data 0,1,2,3,4	In/Output
11–13	NC	No Connection	
14–16	D5–D7	Data 5,6,7	In/Output
17–19	A4–A6	Address 4,5,6	Input
20–21	NC	No Connection	
22	A7	Address 7	Input
23–24	V <sub>CC</sub>	Power Supply	
25–27	NC	No Connection	
28	CE	Chip Select	Input
29	OE	Output Enable	Input
30	EPM	EPROM Prog. Mode	Input

# Table 5. 44-Pin PLCC Pin Configuration EPROM Programming Mode

Pin #	Symbol	Function	Direction
31	V <sub>PP</sub>	Prog. Voltage	Input
32	A8	Address 8	Input
33–35	NC	No Connection	
36	A9	Address 9	Input
37	A11	Address 11	Input
38	A10	Address 10	Input
39	PGM	Prog. Mode	Input
40–41	A0,A1	Address 0,1	Input
42–43	NC	No Connection	
44	A2	Address 2	Input



#### Figure 8. 44-Pin LQFP Pin Configuration EPROM Programming Mode

# Table 6. 44-Pin LQFP Pin ConfigurationEPROM Programming Mode

Pin #	Symbol	Function	Direction
1–2	A5–A6	Address 5,6	Input
3–4	NC	No Connection	
5	A7	Address 7	Input
6–7	V <sub>CC</sub>	Power Supply	
8–10	NC	No Connection	
11	CE	Chip Select	Input
12	ŌĒ	Output Enable	Input
13	EPM	EPROM Prog. Mode	Input
14	V <sub>PP</sub>	Prog. Voltage	Input
15	A8	Address 8	Input
16–18	NC	No Connection	
19	A9	Address 9	Input
20	A11	Address 11	Input
21	A10	Address 10	Input
22	PGM	Prog. Mode	Input

# Table 6. 44-Pin LQFP Pin ConfigurationEPROM Programming Mode

Pin #	Symbol	Function	Direction	
23–24	A0,A1	Address 0,1	Input	
25–26	NC	No Connection		
27	A2	Address 2	Input	
28–29	GND	Ground		
30–31	NC	No Connection		
32	A3	Address 3	Input	
33–37	D0–D4	Data 0,1,2,3,4	In/Output	
38–40	NC	No Connection		
41–43	D5–D7	Data 5,6,7	In/Output	
44	A4	Address 4	Input	





Figure 9. Standard Mode 28-Pin DIP/SOIC Pin Configuration

#### Table 7. 28-Pin DIP/SOIC/PLCC Pin Identification\*

Pin #	Symbol	Function	Direction
1–3	P25–P27	Port 2, Pins 5,6,	In/Output
4–7	P04–P07	Port 0, Pins 4,5,6,7	7 In/Output
8	V <sub>CC</sub>	Power Supply	
9	XTAL2	Crystal Oscillator	Output
10	XTAL1	Crystal Oscillator	Input
11–13	P31–P33	Port 3, Pins 1,2,3	Input
14–15	P34–P35	Port 3, Pins 4,5	Output
16	P37	Port 3, Pin 7	Output
17	P36	Port 3, Pin 6	Output
18	P30	Port 3, Pin 0	Input
19–21	P00-P02	Port 0, Pins 0,1,2	In/Output
22	V <sub>SS</sub>	Ground	
23	P03	Port 0, Pin 3	In/Output
24–28	P20–P24	Port 2, Pins 0,1,2,3,4	In/Output



# Figure 10. EPROM Programming Mode 28-Pin DIP/SOIC Pin Configuration




Figure 11. Standard Mode 28-Pin PLCC Pin Configuration

## **ABSOLUTE MAXIMUM RATINGS**

Parameter	Min	Мах	Units
Ambient Temperature under Bias	-40	+105	С
Storage Temperature	-65	+150	С
Voltage on any Pin with Respect to V <sub>SS</sub> [Note 1]	-0.6	+7	V
Voltage on V <sub>DD</sub> Pin with Respect to V <sub>SS</sub>	-0.3	+7	V
Voltage on XTAL1 and $\overline{\text{RESET}}$ Pins with Respect to V <sub>SS</sub> [Note 2]	-0.6	V <sub>DD</sub> +1	V
Total Power Dissipation		1.21	W
Maximum Allowable Current out of V <sub>SS</sub>		220	mA
Maximum Allowable Current into V <sub>DD</sub>		180	mA
Maximum Allowable Current into an Input Pin [Note 3]	-600	+600	μA
Maximum Allowable Current into an Open-Drain Pin [Note 4]	-600	+600	μΑ
Maximum Allowable Output Current Sinked by Any I/O Pin		25	mA
Maximum Allowable Output Current Sourced by Any I/O Pin		25	mA
Maximum Allowable Output Current Sinked by RESET Pin		3 mA	

#### Notes:

1. This applies to all pins except XTAL pins and where otherwise noted.

- 2. There is no input protection diode from pin to  $V_{\text{DD}}$ .
- 3. This excludes XTAL pins.
- 4. Device pin is not at an output Low state.

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for an extended period may affect device reliability. Total power dissipation should not exceed 1.2 W for the package. Power dissipation is calculated as follows:

Total Power Dissipation =  $V_{DD} \times [I_{DD} - (\text{sum of } I_{OH})]$ + sum of [ ( $V_{DD} - V_{OH}$ ) ×  $I_{OH}$ ] + sum of ( $V_{0L} \times I_{0L}$ )

### STANDARD TEST CONDITIONS

The characteristics listed below apply for standard test conditions as noted. All voltages are referenced to Ground. Positive current flows into the referenced pin (Test Load).




Figure 13. Test Load Diagram

# DC ELECTRICAL CHARACTERISTICS (Continued)

T <sub>A</sub> =–40 °C to +105 °C								
Sym	Parameter	V <sub>CC</sub> Note [3]	Min	Max	Typical @ 25°C	Units	Conditions	Notes
I <sub>ALH</sub>	Auto Latch High	4.5V	-1.0	-10	-3.8	μA	$0V < V_{IN} < V_{CC}$	9
	Current	5.5V	-1.0	-10	-3.8	μA	$0V < V_{IN} < V_{CC}$	9
T <sub>POR</sub>	Power On Reset	4.5V	2.0	14	4	mS		
1 OIX		5.5V	2.0	14	4	mS		
V <sub>LV</sub>	Auto Reset Voltage		2.0	3.3	2.9	V		1

1. Device does function down to the Auto Reset voltage.

2. GND=0V

3. The V\_{CC} voltage specification of 5.5V guarantees 5.0V  $\pm$  0.5V.

4. All outputs unloaded, I/O pins floating, inputs at rail.

- 5. CL1= CL2 = 22 pF
- 6. Same as note [4] except inputs at  $V_{CC}$ .
- 7. Maximum temperature is 70°C
- 8. STD Mode (not Low EMI Mode)
- 9. Auto Latch (mask option) selected
- 10. For analog comparator inputs when analog comparators are enabled.
- 11. Clock must be forced Low, when XTAL1 is clock driven and XTAL2 is floating.
- 12. Typicals are at  $V_{CC} = 5.0V$
- 13. Z86E40 only
- 14. WDT is not running.




Figure 14. External I/O or Memory Read/Write Timing Z86E40 Only

# DC ELECTRICAL CHARACTERISTICS (Continued)

			Note [3]				
No	Symbol	Parameter	V <sub>CC</sub>	Min	Max	Units	Notes
1	TdA(AS)	Address Valid to AS Rise	3.5V	25		ns	2
	<b>、</b>	Delay	5.5V	25		ns	
2	TdAS(A)	AS Rise to Address Float	3.5V	35		ns	2
		Delay	5.5V	35		ns	
3	TdAS(DR)	AS Rise to Read Data Req'd	3.5V		180	ns	1,2
		Valid	5.5V		180	ns	
4	TwAS	AS Low Width	3.5V	40		ns	2
			5.5V	40		ns	
5	TdAS(DS)	Address Float to DS Fall	3.5V	0		ns	
			5.5V	0		ns	
6	TwDSR	DS (Read) Low Width	3.5V	135		ns	1,2
			5.5V	135		ns	
7	TwDSW	DS (Write) Low Width	3.5V	80		ns	1,2
			5.5V	80		ns	
8	TdDSR(DR)	DS Fall to Read Data Req'd	3.5V		75	ns	1,2
		Valid	5.5V		75	ns	
9	ThDR(DS)	Read Data to DS Rise Hold	3.5V	0		ns	2
		Time	5.5V	0		ns	
10	TdDS(A)	DS Rise to Address Active	3.5V	50		ns	2
		Delay	5.5V	50		ns	
11	TdDS(AS)	DS Rise to AS Fall Delay	3.5V	35		ns	2
			5.5V	35		ns	
12	TdR/W(AS)	$R/\overline{W}$ Valid to $\overline{AS}$ Rise Delay	3.5V	25		ns	2
			5.5V	25		ns	
13	TdDS(R/W)	DS Rise to R/W Not Valid	3.5V	35		ns	2
			5.5V	35		ns	
14	TdDW(DSW)	Write Data Valid to DS Fall	3.5V	55	25	ns	2
		(Write) Delay	5.5V	55	25	ns	
15	TdDS(DW)	DS Rise to Write Data Not	3.5V	35		ns	2
		Valid Delay	5.5V	35		ns	
16	TdA(DR)	Address Valid to Read Data	3.5V		230	ns	1,2
		Req'd Valid	5.5V		230	ns	
17	TdAS(DS)	AS Rise to DS Fall Delay	3.5V	45		ns	2
			5.5V	45		ns	
18	TdDM(AS)	DM Valid to AS Fall Delay	3.5V	30		ns	2
			5.5V	30		ns	
20	ThDS(AS)	DS Valid to Address Valid	3.5V	35		ns	
		Hold Time	5.5V	35		ns	

#### Notes:

1. When using extended memory timing, add 2 TpC.


2. Timing numbers given are for minimum TpC.

3. The V<sub>CC</sub> voltage specification of 5.5V guarantees 5.0V  $\pm$ 0.5V and the V<sub>CC</sub> voltage specification of 3.5V guarantees only 3.5V

#### Standard Test Load

All timing references use 0.7 V<sub>CC</sub> for a logic 1 and 0.2 V<sub>CC</sub> for a logic 0. For Standard Mode (not Low-EMI Mode for outputs) with SMR D1 = 0, D0 = 0. Zilog

# Handshake Timing Diagrams








Figure 17. Output Handshake Timing

# FUNCTIONAL DESCRIPTION

The MCU incorporates the following special functions to enhance the standard Z8 architecture to provide the user with increased design flexibility.

**RESET.** The device is reset in one of three ways:


- 1. Power-On Reset
- 2. Watch-Dog Timer
- 3. STOP-Mode Recovery Source

**Note:** Having the Auto Power-On Reset circuitry built-in, the MCU does not need to be connected to an external power-on reset circuit. The reset time is 5 ms (typical). The MCU does not reinitialize WDTMR, SMR, P2M, and P3M registers to their reset values on a STOP-Mode Recovery operation.

**Note:** The device  $V_{CC}$  must rise up to the operating  $V_{CC}$  specification before the TPOR expires.

**Program Memory.** The MCU can address up to 4 KB of Internal Program Memory (Figure 22). The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16-bit vectors that correspond to the six available interrupts. For EPROM mode, byte 12 (000CH) to address 4095 (0FFFH) consists of programmable EPROM. After reset, the program counter points at the address 000CH, which is the starting address of the user program.

In ROMless mode, the Z86E40 can address up to 64 KB of External Program Memory. The ROM/ROMless option is only available on the 44-pin devices.



#### Figure 22. Program Memory Map (ROMIess Z86E40 Only)

**EPROM Protect.** When in ROM Protect Mode, and executing out of External Program Memory, instructions LDC, LDCI, LDE, and LDEI cannot read Internal Program Memory.

When in ROM Protect Mode and executing out of Internal Program Memory, instructions LDC, LDCI, LDE, and LDEI can read Internal Program Memory.

## FUNCTIONAL DESCRIPTION (Continued)




Figure 25. Register Pointer

When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority Register (IPR). An interrupt machine cycle is activated when an interrupt request is granted. Thus, disabling all subsequent interrupts, saves the Program Counter and Status Flags, and then branches to the program memory vector location reserved for that interrupt. All interrupts are vectored through locations in the program memory. This memory location and the next byte contain the 16-bit starting address of the interrupt service routine for that particular interrupt request.

To accommodate polled interrupt systems, interrupt inputs are masked and the interrupt request register is polled to determine which of the interrupt requests need service.

An interrupt resulting from AN1 is mapped into IRQ2, and an interrupt from AN2 is mapped into IRQ0. Interrupts IRQ2 and IRQ0 may be rising, falling or both edge triggered, and are programmable by the user. The software may poll to identify the state of the pin.


Programming bits for the Interrupt Edge Select are located in bits D7 and D6 of the IRQ Register (R250). The configuration is shown in Table 11. Table 11. IRQ Register Configuration

D7 D6	P31	P32
0		1 52
0 0	F	F
0 1	F	R
1 0	R	F
1 1	R/F	R/F

R = Rising Edge

**Clock.** The on-chip oscillator has a high-gain, parallel-resonant amplifier for connection to a crystal, RC, ceramic resonator, or any suitable external clock source (XTAL1 = Input, XTAL2 = Output). The crystal should be AT cut, 10 KHz to 16 MHz max, with a series resistance (RS) less than or equal to 100 Ohms.

The crystal should be connected across XTAL1 and XTAL2 using the vendor's recommended capacitor values from each pin directly to device pin Ground. The RC oscillator option can be selected in the programming mode. The RC oscillator configuration must be an external resistor connected from XTAL1 to XTAL2, with a frequency-setting capacitor from XTAL1 to Ground (Figure 29).



\* Typical value including pin parasitics

Figure 29. Oscillator Configuration

## FUNCTIONAL DESCRIPTION (Continued)

**Power-On Reset (POR).** A timer circuit clocked by a dedicated on-board RC oscillator is used for the Power-On Reset (POR) timer function. The POR timer allows  $V_{CC}$  and the oscillator circuit to stabilize before instruction execution begins.

The POR timer circuit is a one-shot timer triggered by one of three conditions:

- 1. Power fail to Power OK status
- 2. Stop-Mode Recovery (if D5 of SMR=0)
- 3. WDT time-out

The POR time is a nominal 5 ms. Bit 5 of the STOP mode Register (SMR) determines whether the POR timer is bypassed after STOP-Mode Recovery (typical for an external clock and RC/LC oscillators with fast start up times).


**HALT.** Turns off the internal CPU clock, but not the XTAL oscillation. The counter/timers and external interrupt IRQ0, IRQ1, and IRQ2 remain active. The device is recovered by interrupts, either externally or internally generated. An interrupt request must be executed (enabled) to exit HALT Mode. After the interrupt service routine, the program continues from the instruction after the HALT.

In order to enter STOP or HALT Mode, it is necessary to first flush the instruction pipeline to avoid suspending execution in mid-instruction. To do this, the user must execute a NOP (Opcode=FFH) immediately before the appropriate sleep instruction, that is:

FF	NOP	; clear the pipeline
6F	STOP	; enter STOP Mode
	or	
FF	NOP	; clear the pipeline
7F	HALT	; enter HALT Mode


**STOP.** This instruction turns off the internal clock and external crystal oscillation and reduces the standby current to 10 microamperes or less. STOP Mode is terminated by one of the following resets: either by WDT time-out, POR, a Stop-Mode Recovery Source, which is defined by the SMR register or external reset. This causes the processor to restart the application program at address 000CH.

**Port Configuration Register (PCON).** The PCON register configures the ports individually; comparator output on Port 3, open-drain on Port 0 and Port 1, low EMI on Ports 0, 1, 2 and 3, and low EMI oscillator. The PCON register is located in the expanded register file at Bank F, location 00 (Figure 30).





cycles from the execution of the first instruction after Power-On Reset, Watch-Dog reset or a STOP-Mode Recovery (Figures 33 and 34). After this point, the register cannot be modified by any means, intentional or otherwise. The WDTMR cannot be read and is located in Bank F of the Expanded Register Group at address location 0FH.



\* Default setting after RESET



#### Table 14. EPROM Programming Table

Programming Modes	V <sub>PP</sub>	EPM	CE	ŌĒ	PGM	ADDR	DATA	V <sub>CC</sub> *
EPROM READ1	Х	V <sub>H</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	ADDR	Out	4.5V†
EPROM READ2	Х	V <sub>H</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	ADDR	Out	5.5V†
PROGRAM	V <sub>H</sub>	V <sub>H</sub>	V <sub>IL</sub>	$V_{IH}$	V <sub>IL</sub>	ADDR	In	6.4V
PROGRAM VERIFY	V <sub>H</sub>	V <sub>H</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	ADDR	Out	6.0V
OPTION BIT PGM	V <sub>H</sub>	V <sub>H</sub>	V <sub>IL</sub>	VIH	V <sub>IL</sub>	63	IN	6.4V
OPTION BIT READ	Х	V <sub>H</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	63	OUT	6.0V

#### Notes:

 $V_{H} = 13.0 \text{ V} \pm 0.1 \text{ V}$ 

 $V_{\mbox{\scriptsize IH}}$  = As per specific Z8 DC specification

VIL= As per specific Z8 DC specification

X=Not used, but must be set to  $V_H$ ,  $V_{IH}$ , or  $V_{IL}$  level.

NU = Not used, but must be set to either  $V_{IH}$  or  $V_{IL}$  level.

 $I_{PP}$  during programming = 40 mA maximum.

 $I_{CC}$  during programming, verify, or read = 40 mA maximum.

 $^{*}V_{CC}$  has a tolerance of  $\pm 0.25V$ .

† Zilog recommends an EPROM read at V<sub>CC</sub> = 4.5 V and 5.5 V to

ensure proper device operations during the  $V_{\mbox{CC}}$  after programming,

but  $V_{CC} = 5.0$  V is acceptable.

Parameters	Name	Min	Max	Units
1	Address Setup Time	2		μs
2	Data Setup Time	2		μs
3	V <sub>PP</sub> Setup	2		μs
4	V <sub>CC</sub> Setup Time	2		μs
5	Chip Enable Setup Time	2		μs
6	Program Pulse Width	0.95	1.05	ms
7	Data Hold Time	2		μs
8	OE Setup Time	2		μs
9	Data Access Time	200		ns
10	Data Output Float Time		100	ns
11	Overprogram Pulse Width/Option Program Pulse Width	2.85		ms
12	EPM Setup Time	2		μs
13	PGM Setup Time	2		μs
14	Address to OE Setup Time	2		μs
15	OE Width	250		ns
16	Address to OE Low	125		ns

### Table 15. EPROM Programming Timing

## Z86E40 TIMING DIAGRAMS (Continued)




Figure 38. Z86E40 Z8 OTP Programming Adapter For use with Standard EPROM Programmers

## PACKAGE INFORMATION




Figure 61. 40-Pin DIP Package Diagram




Figure 62. 44-Pin PLCC Package Diagram

D2


e

15.24

1.27 TYP

16.00

.600



SYMBOL	MILLIMETER		INCH	
	MIN	МАХ	MIN	MAX
A1	0.05	0.25	.002	.010
A2	2.00	2.25	.078	.089
b	0.25	0.45	.010	.018
с	0.13	0.20	.005	.008
HD	13.70	14.15	.539	.557
D	9.90	10.10	.390	.398
HE	13.70	14.15	.539	.557
E	9.90	10.10	.390	.398
θ	0.80	TYP	.0315	5 TYP
L	0.60	1.20	.024	.047

.630

.050 TYP

Figure 63. 44-Pin LQFP Package Diagram

NOTES: 1. CONTROLLING DIMENSIONS : MILLIMETER 2. LEAD COPLANARITY : MAX .10 .004"




Figure 64. 28-Pin DIP Package Diagram




Figure 65. 28-Pin SOIC Package Diagram




Figure 66. 28-Pin PLCC Package Diagram

### **ORDERING INFORMATION**

## Z86E40 (16 MHz)

40-Pin DIP	44-Pin PLCC	44-Pin LQFP
Z86E4016PSC	Z86E4016VSC	Z86E4016FSC
Z86E4016PEC	Z86E4016VEC	Z86E4016FEC

### Z86E30 (16 MHz)

28-Pin DIP	28-Pin SOIC	28-Pin PLCC
Z86E3016PSC	Z86E3016SSC	Z86E3016VSC
Z96E3016PEC	Z86E3016SEC	Z86E3016VEC


## Z86E31 (16 MHz)

28-Pin DIP	28-Pin SOIC	28-Pin PLCC
Z86E3116PSC	Z86E3116SSC	Z86E3116VSC
Z86E3116PEC	Z86E3116SEC	Z86E3116VEC

For fast results, contact your local Zilog sales office for assistance in ordering the part desired.

Package	Temperature
P = Plastic DIP	$S = 0 \circ C$ to +70 $\circ C$
V = Plastic Leaded Chip Carrier	E = -40 °C to +105 °C
F = Plastic Quad Flat Pack	Speed
	16 = 16 MHz
S = SOIC (Small Outline Integrated Circuit)	Environmental
	C= Plastic Standard

E = Hermetic Standard



Zilog