



Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Obsolete |
| Core Processor | Z8 |
| Core Size | 8-Bit |
| Speed | 16MHz |
| Connectivity | - |
| Peripherals | POR, WDT |
| Number of I/O | 32 |
| Program Memory Size | 4KB (4K x 8) |
| Program Memory Type | OTP |
| EEPROM Size | - |
| RAM Size | 236 x 8 |
| Voltage - Supply (Vcc/Vdd) | 4.5V ~ 5.5V |
| Data Converters | - |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 105°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 44-LQFP |
| Supplier Device Package | 44-LQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/zilog/z86e4016fec |

PIN IDENTIFICATION




Figure 3. 40-Pin DIP Pin Configuration
Standard Mode

Table 1. 40-Pin DIP Pin Identification
Standard Mode

| Pin # | Symbol | Function | Direction |
|-------|-----------------|------------------------|-----------|
| 1 | R/W | Read/Write | Output |
| 2–4 | P25–P27 | Port 2, Pins 5,6,7 | In/Output |
| 5–7 | P04–P06 | Port 0, Pins 4,5,6 | In/Output |
| 8–9 | P14–P15 | Port 1, Pins 4,5 | In/Output |
| 10 | P07 | Port 0, Pin 7 | In/Output |
| 11 | V _{CC} | Power Supply | |
| 12–13 | P16–P17 | Port 1, Pins 6,7 | In/Output |
| 14 | XTAL2 | Crystal Oscillator | Output |
| 15 | XTAL1 | Crystal Oscillator | Input |
| 16–18 | P31–P33 | Port 3, Pins 1,2,3 | Input |
| 19 | P34 | Port 3, Pin 4 | Output |
| 20 | AS | Address Strobe | Output |
| 21 | RESET | Reset | Input |
| 22 | P35 | Port 3, Pin 5 | Output |
| 23 | P37 | Port 3, Pin 7 | Output |
| 24 | P36 | Port 3, Pin 6 | Output |
| 25 | P30 | Port 3, Pin 0 | Input |
| 26–27 | P00–P01 | Port 0, Pins 0,1 | In/Output |
| 28–29 | P10–P11 | Port 1, Pins 0,1 | In/Output |
| 30 | P02 | Port 0, Pin 2 | In/Output |
| 31 | GND | Ground | |
| 32–33 | P12–P13 | Port 1, Pins 2,3 | In/Output |
| 34 | P03 | Port 0, Pin 3 | In/Output |
| 35–39 | P20–P24 | Port 2, Pins 0,1,2,3,4 | In/Output |
| 40 | DS | Data Strobe | Output |




Figure 4. 44-Pin PLCC Pin Configuration
Standard Mode

Table 2. 44-Pin PLCC Pin Identification

| Pin # | Symbol | Function | Direction |
|-------|------------------|------------------------|-----------|
| 1–2 | GND | Ground | |
| 3–4 | P12–P13 | Port 1, Pins 2,3 | In/Output |
| 5 | P03 | Port 0, Pin 3 | In/Output |
| 6–10 | P20–P24 | Port 2, Pins 0,1,2,3,4 | In/Output |
| 11 | \overline{DS} | Data Strobe | Output |
| 12 | NC | No Connection | |
| 13 | R/\overline{W} | Read/Write | Output |
| 14–16 | P25–P27 | Port 2, Pins 5,6,7 | In/Output |
| 17–19 | P04–P06 | Port 0, Pins 4,5,6 | In/Output |
| 20–21 | P14–P15 | Port 1, Pins 4,5 | In/Output |
| 22 | P07 | Port 0, Pin 7 | In/Output |
| 23–24 | V_{CC} | Power Supply | |
| 25–26 | P16–P17 | Port 1, Pins 6,7 | In/Output |
| 27 | XTAL2 | Crystal Oscillator | Output |
| 28 | XTAL1 | Crystal Oscillator | Input |
| 29–31 | P31–P33 | Port 3, Pins 1,2,3 | Input |
| 32 | P34 | Port 3, Pin 4 | Output |

Table 2. 44-Pin PLCC Pin Identification

| Pin # | Symbol | Function | Direction |
|-------|--------------------|--------------------|-----------|
| 33 | \overline{AS} | Address Strobe | Output |
| 34 | R/\overline{RL} | ROM/ROMless select | Input |
| 35 | \overline{RESET} | Reset | Input |
| 36 | P35 | Port 3, Pin 5 | Output |
| 37 | P37 | Port 3, Pin 7 | Output |
| 38 | P36 | Port 3, Pin 6 | Output |
| 39 | P30 | Port 3, Pin 0 | Input |
| 40–41 | P00–P01 | Port 0, Pins 0,1 | In/Output |
| 42–43 | P10–P11 | Port 1, Pins 0,1 | In/Output |
| 44 | P02 | Port 0, Pin 2 | In/Output |

PIN IDENTIFICATION (Continued)




Figure 7. 44-Pin PLCC Pin Configuration
EPROM Programming Mode

Table 5. 44-Pin PLCC Pin Configuration
EPROM Programming Mode

| Pin # | Symbol | Function | Direction |
|-------|-----------------|------------------|-----------|
| 1–2 | GND | Ground | |
| 3–4 | NC | No Connection | |
| 5 | A3 | Address 3 | Input |
| 6–10 | D0–D4 | Data 0,1,2,3,4 | In/Output |
| 11–13 | NC | No Connection | |
| 14–16 | D5–D7 | Data 5,6,7 | In/Output |
| 17–19 | A4–A6 | Address 4,5,6 | Input |
| 20–21 | NC | No Connection | |
| 22 | A7 | Address 7 | Input |
| 23–24 | V _{CC} | Power Supply | |
| 25–27 | NC | No Connection | |
| 28 | \overline{CE} | Chip Select | Input |
| 29 | \overline{OE} | Output Enable | Input |
| 30 | EPM | EPROM Prog. Mode | Input |

Table 5. 44-Pin PLCC Pin Configuration
EPROM Programming Mode

| Pin # | Symbol | Function | Direction |
|-------|------------------|---------------|-----------|
| 31 | V _{PP} | Prog. Voltage | Input |
| 32 | A8 | Address 8 | Input |
| 33–35 | NC | No Connection | |
| 36 | A9 | Address 9 | Input |
| 37 | A11 | Address 11 | Input |
| 38 | A10 | Address 10 | Input |
| 39 | \overline{PGM} | Prog. Mode | Input |
| 40–41 | A0,A1 | Address 0,1 | Input |
| 42–43 | NC | No Connection | |
| 44 | A2 | Address 2 | Input |




Figure 12. EPROM Programming Mode
28-Pin PLCC Pin Configuration

Table 8. 28-Pin EPROM
Pin Identification

| Pin # | Symbol | Function | Direction |
|-------|-------------------------|------------------|-----------|
| 1–3 | D5–D7 | Data 5,6,7 | In/Output |
| 4–7 | A4–A7 | Address 4,5,6,7 | Input |
| 8 | V _{CC} | Power Supply | |
| 9 | NC | No connection | |
| 10 | $\overline{\text{CE}}$ | Chip Select | Input |
| 11 | $\overline{\text{OE}}$ | Output Enable | Input |
| 12 | EPM | EPROM Prog. Mode | Input |
| 13 | V _{PP} | Prog. Voltage | Input |
| 14–15 | A8–A9 | Address 8,9 | Input |
| 16 | A11 | Address 11 | Input |
| 17 | A10 | Address 10 | Input |
| 18 | $\overline{\text{PGM}}$ | Prog. Mode | Input |
| 19–21 | A0–A2 | Address 0,1,2 | Input |
| 22 | V _{SS} | Ground | |
| 23 | A3 | Address 3 | Input |
| 24–28 | D0–D4 | Data 0,1,2,3,4 | In/Output |

DC ELECTRICAL CHARACTERISTICS (Continued)

| $T_A = 0\text{ }^{\circ}\text{C to } +70\text{ }^{\circ}\text{C}$ | | | | | | | | |
|---|------------------------------|----------------------|------|-----|-------------------|---------|------------------------|---------|
| Sym | Parameter | V_{CC} Note [3] | Min | Max | Typical @ 25°C | Units | Conditions | Notes |
| I_{CC} | Supply Current | 3.5V | | 20 | 7 | mA | @ 16 MHz | 4,5 |
| | | 5.5V | | 25 | 20 | mA | @ 16 MHz | 4,5 |
| I_{CC1} | Standby Current Halt Mode | 3.5V | | 8 | 3.7 | mA | $V_{IN} = 0V, V_{CC}$ | 4,5 |
| | | 5.5V | | 8 | 3.7 | mA | @ 16 MHz | 4,5 |
| | | 3.5V | | 7.0 | 2.9 | mA | Clock Divide by | 4,5 |
| | | 5.5V | | 7.0 | 2.9 | mA | 16 @ 16 MHz | 4,5 |
| I_{CC2} | Standby Current Stop Mode | 3.5V | | 10 | 2 | μA | $V_{IN} = 0V, V_{CC}$ | 6,11 |
| | | 5.5V | | 10 | 3 | μA | $V_{IN} = 0V, V_{CC}$ | 6,11 |
| | | 3.5V | | 800 | 600 | μA | $V_{IN} = 0V, V_{CC}$ | 6,11,14 |
| | | 5.5V | | 800 | 600 | μA | $V_{IN} = 0V, V_{CC}$ | 6,11,14 |
| I_{ALL} | Auto Latch Low Current | 3.5V | 0.7 | 8 | 2.4 | μA | $0V < V_{IN} < V_{CC}$ | 9 |
| | | 5.5V | 1.4 | 15 | 4.7 | μA | $0V < V_{IN} < V_{CC}$ | 9 |
| I_{ALH} | Auto Latch High Current | 3.5V | -0.6 | -5 | -1.8 | μA | $0V < V_{IN} < V_{CC}$ | 9 |
| | | 5.5V | -1 | -8 | -3.8 | μA | $0V < V_{IN} < V_{CC}$ | 9 |
| T_{POR} | Power On Reset | 3.5V | 3.0 | 24 | 7 | ms | | |
| | | 5.5V | 2.0 | 13 | 4 | ms | | |
| V_{LV} | Auto Reset Voltage | | 2.3 | 3.1 | 2.9 | V | | 1,7 |

Notes:

1. Device does function down to the Auto Reset voltage.
2. GND=0V
3. The V_{CC} voltage specification of 5.5V guarantees $5.0V \pm 0.5V$ and the V_{CC} voltage specification of 3.5V guarantees only 3.5V.
4. All outputs unloaded, I/O pins floating, inputs at rail.
5. CL1= CL2 = 22 pF
6. Same as note [4] except inputs at V_{CC} .
7. Max. temperature is 70°C.
8. STD Mode (not Low EMI Mode)
9. Auto Latch (mask option) selected
10. For analog comparator inputs when analog comparators are enabled.
11. Clock must be forced Low, when XTAL1 is clock driven and XTAL2 is floating.
12. Typicals are at $V_{CC} = 5.0V$ and $V_{CC} = 3.5V$
13. Z86E40 only
14. WDT running

DC ELECTRICAL CHARACTERISTICS (Continued)

| $T_A = -40\text{ }^{\circ}\text{C to } +105\text{ }^{\circ}\text{C}$ | | | | | | | | |
|--|-------------------------|----------------------|------|-----|-------------------|---------------|-------------------------------|-------|
| Sym | Parameter | V_{CC} Note [3] | Min | Max | Typical @ 25°C | Units | Conditions | Notes |
| I_{ALH} | Auto Latch High Current | 4.5V | -1.0 | -10 | -3.8 | μA | $0\text{V} < V_{IN} < V_{CC}$ | 9 |
| | | 5.5V | -1.0 | -10 | -3.8 | μA | $0\text{V} < V_{IN} < V_{CC}$ | 9 |
| T_{POR} | Power On Reset | 4.5V | 2.0 | 14 | 4 | mS | | |
| | | 5.5V | 2.0 | 14 | 4 | mS | | |
| V_{LV} | Auto Reset Voltage | | 2.0 | 3.3 | 2.9 | V | | 1 |

- Device does function down to the Auto Reset voltage.
- GND=0V
- The V_{CC} voltage specification of 5.5V guarantees $5.0\text{V} \pm 0.5\text{V}$.
- All outputs unloaded, I/O pins floating, inputs at rail.
- CL1= CL2 = 22 pF
- Same as note [4] except inputs at V_{CC} .
- Maximum temperature is 70°C
- STD Mode (not Low EMI Mode)
- Auto Latch (mask option) selected
- For analog comparator inputs when analog comparators are enabled.
- Clock must be forced Low, when XTAL1 is clock driven and XTAL2 is floating.
- Typicals are at $V_{CC} = 5.0\text{V}$
- Z86E40 only
- WDT is not running.

| $T_A = -40^{\circ}\text{C to } 105^{\circ}\text{C}$ 16 MHz | | | | | | | |
|---|-----------|--|----------------------|------------|------------|----------|-------|
| No | Symbol | Parameter | Note [3] V_{CC} | Min | Max | Units | Notes |
| 1 | TdA(AS) | Address Valid to \overline{AS} Rise Delay | 4.5V 5.5V | 25 25 | | ns ns | 2 |
| 2 | TdAS(A) | \overline{ASAS} Rise to Address Float Delay | 4.5V 5.5V | 35 35 | | ns ns | 2 |
| 3 | TdAS(DR) | \overline{AS} Rise to Read Data Req'd Valid | 4.5V 5.5V | | 180 180 | ns ns | 1,2 |
| 4 | TwAS | \overline{AS} Low Width | 4.5V 5.5V | 40 40 | | ns ns | 2 |
| 5 | TdAS(DS) | Address Float to \overline{DS} Fall | 4.5V 5.5V | 0 0 | | ns ns | |
| 6 | TwDSR | \overline{DS} (Read) Low Width | 4.5V 5.5V | 135 135 | | ns ns | 1,2 |
| 7 | TwDSW | \overline{DS} (Write) Low Width | 4.5V 5.5V | 80 80 | | ns ns | 1,2 |
| 8 | TdDSR(DR) | \overline{DS} Fall to Read Data Req'd Valid | 4.5V 5.5V | | 75 75 | ns ns | 1,2 |
| 9 | ThDR(DS) | Read Data to \overline{DS} Rise Hold Time | 4.5V 5.5V | 0 0 | | ns ns | 2 |
| 10 | TdDS(A) | \overline{DS} Rise to Address Active Delay | 4.5V 5.5V | 50 50 | | ns ns | 2 |
| 11 | TdDS(AS) | \overline{DS} Rise to \overline{AS} Fall Delay | 4.5V 5.5V | 35 35 | | ns ns | 2 |
| 12 | TdR/W(AS) | R/ \overline{W} Valid to \overline{AS} Rise Delay | 4.5V 5.5V | 25 25 | | ns ns | 2 |
| 13 | TdDS(R/W) | \overline{DS} Rise to R/ \overline{W} Not Valid | 4.5V 5.5V | 35 35 | | ns ns | 2 |
| 14 | TdDW(DSW) | Write Data Valid to \overline{DS} Fall (Write) Delay | 4.5V 5.5V | 55 55 | 25 25 | ns ns | 2 |
| 15 | TdDS(DW) | \overline{DS} Rise to Write Data Not Valid Delay | 4.5V 5.5V | 35 35 | | ns ns | 2 |
| 16 | TdA(DR) | Address Valid to Read Data Req'd Valid | 4.5V 5.5V | | 230 230 | ns ns | 1,2 |
| 17 | TdAS(DS) | \overline{AS} Rise to \overline{DS} Fall Delay | 4.5V 5.5V | 45 45 | | ns ns | 2 |
| 18 | TdDM(AS) | /DM Valid to \overline{AS} Fall Delay | 4.5V 5.5V | 30 30 | | ns ns | 2 |
| 20 | ThDS(AS) | \overline{DS} Valid to Address Valid Hold Time | 4.5V 5.5V | 35 35 | | ns ns | |

Notes:

1. When using extended memory timing, add 2 TpC.
2. Timing numbers given are for minimum TpC.
3. The V_{CC} voltage specification of 5.5V guarantees 5.0V \pm 0.5V and the V_{CC} voltage specification of 3.5V guarantees only 3.5V

Standard Test Load

All timing references use 0.7 V_{CC} for a logic 1 and 0.2 V_{CC} for a logic 0.
For Standard Mode (not Low-EMI Mode for outputs) with SMR, D1 = 0, D0 = 0.



FUNCTIONAL DESCRIPTION (Continued)

General-Purpose Registers (GPR). These registers are undefined after the device is powered up. The registers keep their last value after any reset, as long as the reset occurs in the V_{CC} voltage-specified operating range. The register R254 is general-purpose on Z86E30/E31. R254 and R255 are set to 00H after any reset or STOP-Mode Recovery.

RAM Protect. The upper portion of the RAM's address spaces 80H to EFH (excluding the control registers) can be protected from reading and writing. This option can be selected during the EPROM Programming Mode. After this option is selected, the user can activate this feature from the internal EPROM. D6 of the IMR control register (R251) is used to turn off/on the RAM protect by loading a 0 or 1, respectively. A "1" in D6 indicates RAM Protect enabled. RAM Protect is not available on the Z86E31.

Stack. The Z86E40 external data memory or the internal register file can be used for the stack. The 16-bit Stack Pointer (R254–R255) is used for the external stack, which can reside anywhere in the data memory for ROMless mode, but only from 4096 to 65535 in ROM mode. An 8-bit Stack Pointer (R255) is used for the internal stack on the Z86E30/E31/E40 that resides within the 236 general-purpose registers (R4–R239). SPH (R254) can be used as a general-purpose register when using internal stack only. R254 and R255 are set to 00H after any reset or Stop-Mode Recovery.

Counter/Timers. There are two 8-bit programmable counter/timers (T0 and T1), each driven by its own 6-bit programmable prescaler. The T1 prescaler is driven by internal or external clock sources; however, the T0 prescaler is driven by the internal clock only (Figure 27).

The 6-bit prescalers can divide the input frequency of the clock source by any integer number from 1 to 64. Each prescaler drives its counter, which decrements the value (1 to 256), that has been loaded into the counter. When the counter reaches the end of count, a timer interrupt request, IRQ4 (T0) or IRQ5 (T1), is generated.

The counters can be programmed to start, stop, restart to continue, or restart from the initial value. The counters can also be programmed to stop upon reaching zero (single pass mode) or to automatically reload the initial value and continue counting (modulo-n continuous mode).

The counters, but not the prescalers, can be read at any time without disturbing their value or count mode. The clock source for T1 is user-definable and can be either the internal microprocessor clock divided by four, or an external signal input through Port 3. The Timer Mode register configures the external timer input (P31) as an external clock, a trigger input that can be retriggerable or non-retriggerable, or as a gate input for the internal clock. Port 3 line P36 serves as a timer output (T_{OUT}) through which T0, T1, or the internal clock can be output. The counter/timers can be cascaded by connecting the T0 output to the input of T1.




Figure 27. Counter/Timer Block Diagram

FUNCTIONAL DESCRIPTION (Continued)

Interrupts. The MCU has six different interrupts from six different sources. The interrupts are maskable and prioritized (Figure 28). The six sources are divided as follows: four sources are claimed by Port 3 lines P33–P30) and two

in counter/timers. The Interrupt Mask Register globally or individually enables or disables the six interrupt requests (Table 10).




Figure 28. Interrupt Block Diagram

Table 10. Interrupt Types, Sources, and Vectors

| Name | Source | Vector Location | Comments |
|------|-----------------------------|-----------------|---|
| IRQ0 | DAV0, IRQ0 | 0, 1 | External (P32), Rising/Falling Edge Triggered |
| IRQ1 | IRQ1 | 2, 3 | External (P33), Falling Edge Triggered |
| IRQ2 | DAV2, IRQ2, T _{IN} | 4, 5 | External (P31), Rising/Falling Edge Triggered |
| IRQ3 | IRQ3 | 6, 7 | External (P30), Falling Edge Triggered |
| IRQ4 | T0 | 8, 9 | Internal |
| IRQ5 | T1 | 10, 11 | Internal |

Comparator Output Port 3 (D0). Bit 0 controls the comparator output in Port 3. A “1” in this location brings the comparator outputs to P34 and P37, and a “0” releases the Port to its standard I/O configuration. The default value is 0.

Port 1 Open-Drain (D1). Port 1 can be configured as an open-drain by resetting this bit (D1=0) or configured as push-pull active by setting this bit (D1=1). The default value is 1.

Port 0 Open-Drain (D2). Port 0 can be configured as an open-drain by resetting this bit (D2=0) or configured as push-pull active by setting this bit (D2=1). The default value is 1.

Low EMI Port 0 (D3). Port 0 can be configured as a Low EMI Port by resetting this bit (D3=0) or configured as a Standard Port by setting this bit (D3=1). The default value is 1.

Low EMI Port 1 (D4). Port 1 can be configured as a Low EMI Port by resetting this bit (D4=0) or configured as a Standard Port by setting this bit (D4=1). The default value is 1. **Note:** The emulator does not support Port 1 low EMI mode and must be set D4 = 1.

Low EMI Port 2 (D5). Port 2 can be configured as a Low EMI Port by resetting this bit (D5=0) or configured as a Standard Port by setting this bit (D5=1). The default value is 1.

Low EMI Port 3 (D6). Port 3 can be configured as a Low EMI Port by resetting this bit (D6=0) or configured as a Standard Port by setting this bit (D6=1). The default value is 1.

Low EMI OSC (D7). This bit of the PCON Register controls the low EMI noise oscillator. A “1” in this location configures the oscillator with standard drive. While a “0” configures the oscillator with low noise drive, however, it does not affect the relationship of SCLK and XTAL. The low EMI mode will reduce the drive of the oscillator (OSC). The default value is 1. **Note:** 4 MHz is the maximum external clock frequency when running in the low EMI oscillator mode.

Stop-Mode Recovery Register (SMR). This register selects the clock divide value and determines the mode of Stop-Mode Recovery (Figure 31). All bits are Write Only except bit 7 which is a Read Only. Bit 7 is a flag bit that is hardware set on the condition of STOP Recovery and reset by a power-on cycle. Bit 6 controls whether a low or high level is required from the recovery source. Bit 5 controls the reset delay after recovery. Bits 2, 3, and 4 of the SMR register specify the Stop-Mode Recovery Source. The SMR is located in Bank F of the Expanded Register Group at address 0BH.

FUNCTIONAL DESCRIPTION (Continued)




Figure 31. STOP-Mode Recovery Register
(Write-Only Except Bit D7, Which is Read-Only)

FUNCTIONAL DESCRIPTION (Continued)

Table 12. Stop-Mode Recovery Source

| D4 | D3 | D2 | SMR Source selection |
|----|----|----|-------------------------------------|
| 0 | 0 | 0 | POR recovery only |
| 0 | 0 | 1 | P30 transition |
| 0 | 1 | 0 | P31 transition (Not in analog mode) |
| 0 | 1 | 1 | P32 transition (Not in analog mode) |
| 1 | 0 | 0 | P33 transition (Not in analog mode) |
| 1 | 0 | 1 | P27 transition |
| 1 | 1 | 0 | Logical NOR of Port 2 bits 0–3 |
| 1 | 1 | 1 | Logical NOR of Port 2 bits 0–7 |

Stop-Mode Recovery Delay Select (D5). The 5 ms RESET delay after Stop-Mode Recovery is disabled by programming this bit to a zero. A “1” in this bit will cause a 5 ms RESET delay after Stop-Mode Recovery. The default condition of this bit is 1. If the fast wake up mode is selected, the Stop-Mode Recovery source needs to be kept active for at least 5T_{PC}.

Stop-Mode Recovery Level Select (D6). A “1” in this bit defines that a high level on any one of the recovery sources wakes the MCU from STOP Mode. A 0 defines low level recovery. The default value is 0.

Cold or Warm Start (D7). This bit is set by the device upon entering STOP Mode. A “0” in this bit indicates that the device has been reset by POR (cold). A “1” in this bit indicates the device was awakened by a SMR source (warm).

Stop-Mode Recovery Register 2 (SMR2). This register contains additional Stop-Mode Recovery sources. When the Stop-Mode Recovery sources are selected in this register then SMR Register. Bits D2, D3, and D4 must be 0.

| SMR:10 | | Operation |
|--------|----|------------------------------------|
| D1 | D0 | Description of Action |
| 0 | 0 | POR and/or external reset recovery |
| 0 | 1 | Logical AND of P20 through P23 |
| 1 | 0 | Logical AND of P20 through P27 |

Watch-Dog Timer Mode Register (WDTMR). The WDT is a retriggerable one-shot timer that resets the Z8 if it reaches its terminal count. The WDT is disabled after Power-On Reset and initially enabled by executing the WDT instruction and refreshed on subsequent executions of the WDT instruction. The WDT is driven either by an on-board RC oscillator or an external oscillator from XTAL1 pin. The

POR clock source is selected with bit 4 of the WDT register.

Note: Execution of the WDT instruction affects the Z (Zero), S (Sign), and V (Overflow) flags.

WDT Time-Out Period (D0 and D1). Bits 0 and 1 control a tap circuit that determines the time-out periods that can be obtained (Table 13). The default value of D0 and D1 are 1 and 0, respectively.

Table 13. Time-out Period of WDT

| D1 | D0 | Time-out of the Internal RC OSC | Time-out of the System Clock |
|----|----|---------------------------------|------------------------------|
| 0 | 0 | 5 ms | 128 SCLK |
| 0 | 1 | 10 ms* | 256 SCLK* |
| 1 | 0 | 20 ms | 512 SCLK |
| 1 | 1 | 80 ms | 2048 SCLK |

Notes:

*The default setting is 10 ms.

WDT During HALT Mode (D2). This bit determines whether or not the WDT is active during HALT Mode. A “1” indicates that the WDT is active during HALT. A “0” disables the WDT in HALT Mode. The default value is “1”.

WDT During STOP Mode (D3). This bit determines whether or not the WDT is active during STOP mode. A “1” indicates active during STOP. A “0” disables the WDT during STOP Mode. This is applicable only when the WDT clock source is the internal RC oscillator.

Clock Source For WDT (D4). This bit determines which oscillator source is used to clock the internal POR and WDT counter chain. If the bit is a 1, the internal RC oscillator is bypassed and the POR and WDT clock source is driven from the external pin, XTAL1, and the WDT is stopped in STOP Mode. The default configuration of this bit is 0, which selects the RC oscillator.


Permanent WDT. When this feature is enabled, the WDT is enabled after reset and will operate in Run and Halt Mode. The control bits in the WDTMR do not affect the WDT operation. If the clock source of the WDT is the internal RC oscillator, then the WDT will run in STOP mode. If the clock source of the WDT is the XTAL1 pin, then the WDT will not run in STOP mode.

Note: WDT time-out in STOP Mode will not reset SMR, SMR2, PCON, WDTMR, P2M, P3M, Ports 2 & 3 Data Registers.

WDTMR Register Accessibility. The WDTMR register is accessible only during the **first 60** internal system clock

cycles from the execution of the first instruction after Power-On Reset, Watch-Dog reset or a STOP-Mode Recovery (Figures 33 and 34). After this point, the register cannot be modified by any means, intentional or

otherwise. The WDTMR cannot be read and is located in Bank F of the Expanded Register Group at address location 0FH.



* Default setting after RESET

**Figure 33. Watch-Dog Timer Mode Register
Write Only**

FUNCTIONAL DESCRIPTION (Continued)




Figure 36. EPROM Read Mode Timing Diagram

Z86E40 TIMING DIAGRAMS




Figure 37. Timing Diagram of EPROM Program and Verify Modes

EXPANDED REGISTER FILE CONTROL REGISTERS




Figure 41. Port Configuration Register
Write Only




Figure 42. STOP-Mode Recovery Register
Write Only Except Bit D7, Which is Read Only




Figure 43. Watch-Dog Timer Mode Register
Write Only




Figure 44. STOP-Mode Recovery Register 2
Write Only

Z8 CONTROL REGISTER DIAGRAMS





Figure 45. Reserved



Default After Reset = 00H

Figure 46. Timer Mode Register
F1H: Read/Write




Figure 47. Counter/Timer 1 Register
F2H: Read/Write




Figure 48. Prescaler 1 Register
F3H: Write Only




Figure 49. Counter/Timer 0 Register
F4H: Read/Write




Figure 50. Prescaler 0 Register
F5H: Write Only

