

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	Z8
Core Size	8-Bit
Speed	16MHz
Connectivity	-
Peripherals	POR, WDT
Number of I/O	32
Program Memory Size	4KB (4K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	236 x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z86e4016vsc

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong




Figure 2. EPROM Programming Block Diagram




Figure 12. EPROM Programming Mode 28-Pin PLCC Pin Configuration

# Table 8. 28-Pin EPROM Pin Identification

Pin#	Symbol	Function	Direction
1–3	D5-D7	Data 5,6,7	In/Output
4–7	A4-A7	Address 4,5,6,7	Input
8	V <sub>CC</sub>	Power Supply	
9	NC	No connection	
10	CE	Chip Select	Input
11	ŌĒ	Output Enable	Input
12	EPM	EPROM Prog.	Input
		Mode	
13	$V_{PP}$	Prog. Voltage	Input
14–15	A8–A9	Address 8,9	Input
16	A11	Address 11	Input
17	A10	Address 10	Input
18	PGM	Prog. Mode	Input
19–21	A0-A2	Address 0,1,2	Input
22	V <sub>SS</sub>	Ground	
23	A3	Address 3	Input
24–28	D0-D4	Data 0,1,2,3,4	In/Output

# **DC ELECTRICAL CHARACTERISTICS** (Continued)

			Note [3]		to 70°C MHz		
No	Symbol	Parameter	V <sub>CC</sub>	Min	Max	Units	Notes
1	TdA(AS)	Address Valid to AS Rise	3.5V	25		ns	2
		Delay	5.5V	25		ns	
2	TdAS(A)	AS Rise to Address Float Delay	3.5V 5.5V	35 35		ns ns	2
3	TdAS(DR)	AS Rise to Read Data Req'd Valid	3.5V 5.5V		180 180	ns ns	1,2
4	TwAS	AS Low Width	3.5V 5.5V	40	100	ns	2
5	TdAS(DS)	Address Float to DS Fall	3.5V	40 0		ns ns	
3	TuAS(DS)	Address Float to DS Fall	5.5V 5.5V	0		ns	
6	TwDSR	DS (Read) Low Width	3.5V	135		ns	1,2
			5.5V	135		ns	
7	TwDSW	DS (Write) Low Width	3.5V 5.5V	80 80		ns ns	1,2
8	TdDSR(DR)	DS Fall to Read Data Req'd	3.5V		75	ns	1,2
		Valid	5.5V		75	ns	
9	ThDR(DS)	Read Data to DS Rise Hold	3.5V	0		ns	2
		Time	5.5V	0		ns	
10	TdDS(A)	DS Rise to Address Active	3.5V	50 50		ns	2
4.4	T IDO(40)	Delay TO F. II D. I	5.5V	50		ns	
11	TdDS(AS)	DS Rise to AS Fall Delay	3.5V 5.5V	35 35		ns ns	2
12	TdR/W(AS)	R/W Valid to AS Rise Delay	3.5V	25		ns	2
12	ruit/W(AS)	N/W Valid to AS Nise Delay	5.5V 5.5V	25 25		ns	۷
13	TdDS(R/W)	DS Rise to R/W Not Valid	3.5V	35		ns	2
	- ( ' ,		5.5V	35		ns	
14	TdDW(DSW)	Write Data Valid to DS Fall	3.5V	55	25	ns	2
		(Write) Delay	5.5V	55	25	ns	
15	TdDS(DW)	DS Rise to Write Data Not	3.5V	35		ns	2
		Valid Delay	5.5V	35		ns	
16	TdA(DR)	Address Valid to Read Data	3.5V		230	ns	1,2
	T 14 0 (5 0)	Req'd Valid	5.5V		230	ns	
17	TdAS(DS)	AS Rise to DS Fall Delay	3.5V	45 45		ns	2
10	TdDM(AS)	DM Valid to AS Fall Delay	5.5V 3.5V	45 30		ns	2
18	I UDIVI(AS)	DIVI VAIIU IU AS FAII DEIAY	3.5V 5.5V	30 30		ns ns	2
20	ThDS(AS)	DS Valid to Address Valid	3.5V	35		ns	
		Hold Time	5.5V	35		ns	

### Notes:

- 1. When using extended memory timing, add 2 TpC.
- 2. Timing numbers given are for minimum TpC.
- 3. The V<sub>CC</sub> voltage specification of 5.5V guarantees 5.0V  $\pm 0.5$ V and the V<sub>CC</sub> voltage specification of 3.5V guarantees only 3.5V

# **Standard Test Load**

All timing references use 0.7  $\rm V_{CC}$  for a logic 1 and 0.2  $\rm V_{CC}$  for a logic 0.

For Standard Mode (not Low-EMI Mode for outputs) with SMR D1 = 0, D0 = 0.

# **DC ELECTRICAL CHARACTERISTICS** (Continued)

# **Handshake Timing Diagrams**




Figure 16. Input Handshake Timing




Figure 17. Output Handshake Timing

# **Additional Timing Table**

				$T_A = -40$	) °C to +	105 °C		
				16 N	lHz			
No	Symbol	Parameter	V <sub>CC</sub> Note [6]	Min	Max	Units	Conditions	Notes
1	ТрС	Input Clock Period	3.5V	62.5	DC	ns		1,7,8
		•	5.5V	62.5	DC	ns		1,7,8
2	TrC,TfC	Clock Input Rise &	3.5V		15	ns		1,7,8
		Fall Times	5.5V		15	ns		1,7,8
3	TwC	Input Clock Width	3.5V	31		ns		1,7,8
		•	5.5V	31		ns		1,7,8
4	TwTinL	Timer Input Low	3.5V	70		ns		1,7,8
		Width	5.5V	70		ns		1,7,8
5	TwTinH	Timer Input High	3.5V	5TpC				1,7,8
		Width	5.5V	5TpC				1,7,8
6	TpTin	Timer Input Period	3.5V	8TpC				1,7,8
		·	5.5V	8TpC				1,7,8
7	TrTin, TfTir	n Timer Input Rise	3.5V		100	ns		1,7,8
		& Fall Timer	5.5V		100	ns		1,7,8
8A	TwIL	Int. Request Low	3.5V	70		ns		1,2,7,8
		Time	5.5V	70		ns		1,2,7,8
8B	TwIL	Int. Request Low	3.5V	5TpC				1,3,7,8
		Time	5.5V	5TpC				1,3,7,8
9	TwIH	Int. Request Input	3.5V	5TpC				1,2,7,8
		High Time	5.5V	·				
10	Twsm	STOP Mode	3.5V	12		ns		4,8
		Recovery Width Spec	5.5V	12		ns		4,8
11	Tost	Oscillator Startup	3.5V		5TpC			4,8
		Time	5.5V		5TpC			4,8
12	Twdt	Watch-Dog Timer	3.5V	10	-	ms	D0 = 0	5,11
		Delay Time	5.5V	5		ms	D1 = 0	5,11
		Before Timeout	3.5V	20		ms	D0 = 1	5,11
			5.5V	10		ms	D1 = 0	5,11
		_	3.5V	40		ms	D0 = 0	5,11
			5.5V	20		ms	D1 = 1	5,11
		_	3.5V	160		ms	D0 = 1	5,11
			5.5V	80		ms	D1 = 1	5,11

#### Notes:


- 1. Timing Reference uses 0.7  $V_{CC}$  for a logic 1 and 0.2  $V_{CC}$  for a logic 0.
- 2. Interrupt request via Port 3 (P31-P33)
- 3. Interrupt request via Port 3 (P30)
- 4. SMR-D5 = 1, POR STOP Mode Delay is on
- 5. Reg. WDTMR
- 6. The  $V_{\mbox{\footnotesize{CC}}}$  voltage spec. of 5.5V guarantees 5.0V  $\pm$  0.5V.
- 7. SMR D1 = 0
- 8. Maximum frequency for internal system clock is 4 MHz when using XTAL divide-by-one mode.
- 9. For RC and LC oscillator, and for oscillator driven by clock driver.
- 10. Standard Mode (not Low EMI output ports)
- 11. Using internal RC

## **PIN FUNCTIONS** (Continued)

**Port 1** (P17–P10). Port 1 is an 8-bit, bidirectional, CMOS-compatible port with multiplexed Address (A7–A0) and Data (D7–D0) ports. These eight I/O lines can be programmed as inputs or outputs or can be configured under software control as an Address/Data port for interfacing external memory. The input buffers are Schmitt-triggered and the output buffers can be globally programmed as either push-pull or open-drain. Low EMI output buffers can be globally programmed by the software. Port 1 can be placed under handshake control. In this configuration, Port 3, lines P33 and P34 are used as the handshake controls

RDY1 and /DAV1 (Ready and Data Available). To interface external memory, Port 1 must be programmed for the multiplexed Address/Data mode. If more than 256 external locations are required, Port 0 outputs the additional lines (Figure 19).

Port 1 can be placed in the high-impedance state along with Port 0,  $\overline{AS}$ ,  $\overline{DS}$ , and  $R/\overline{W}$ , allowing the Z86E40 to share common resources in multiprocessor and DMA applications.






Figure 19. Port 1 Configuration (Z86E40 Only)

## **PIN FUNCTIONS** (Continued)

Port 3 (P37-P30). Port 3 is an 8-bit, CMOS-compatible port with four fixed inputs (P33-P30) and four fixed outputs (P37-P34). These eight lines can be configured by software for interrupt and handshake control functions. Port 3, Pin 0 is Schmitt- triggered. P31, P32, and P33 are standard CMOS inputs with single trip point (no Auto Latches) and P34, P35, P36, and P37 are push-pull output lines. Low EMI output buffers can be globally programmed by the software. Two on-board comparators can process analog signals on P31 and P32 with reference to the voltage on P33. The analog function is enabled by setting the D1 of Port 3 Mode Register (P3M). The comparator output can be outputted from P34 and P37, respectively, by setting PCON register Bit D0 to 1 state. For the interrupt function, P30 and P33 are falling edge triggered interrupt inputs. P31 and P32 can be programmed as falling, rising or both edges triggered interrupt inputs (Figure 21). Access to Counter/Timer 1 is made through P31 (T<sub>IN</sub>) and P36 (TOUT). Handshake lines for Port 0, Port 1, and Port 2 are also available on Port 3 (Table 9).

**Note**: When enabling/ or disabling analog mode, the following is recommended:

- Allow two NOP delays before reading this comparator output.
- 2. Disable global interrupts, switch to analog mode, clear interrupts, and then re-enable interrupts.
- 3. IRQ register bits 3 to 0 must be cleared after enabling analog mode.

**Note:** P33–P30 differs from the Z86C30/C31/C40 in that there is no clamping diode to  $V_{CC}$  due to the EPROM high-voltage circuits. Exceeding the  $V_{IH}$  maximum specification during standard operating mode may cause the device to enter EPROM mode.

# **PIN FUNCTIONS** (Continued)

**Comparator Inputs.** Port 3, P31, and P32, each have a comparator front end. The comparator reference voltage P33 is common to both comparators. In analog mode, P31 and P32 are the positive input of the comparators and P33 is the reference voltage of the comparators.

**Auto Latch.** The Auto Latch puts valid CMOS levels on all CMOS inputs (except P33–P31) that are not externally driven. Whether this level is 0 or 1, cannot be determined. A valid CMOS level, rather than a floating node, reduces excessive supply current flow in the input buffer. Auto Latches are available on Port 0, Port 2, and P30. There are no Auto Latches on P31, P32, and P33.

**Low EMI Emission.** The Z86E40 can be programmed to operate in a low EMI Emission Mode in the PCON register. The oscillator and all I/O ports can be programmed as low EMI emission mode independently. Use of this feature results in:

- The pre-drivers slew rate reduced to 10 ns typical.
- Low EMI output drivers have resistance of 200 Ohms (typical).
- Low EMI Oscillator.
- Internal SCLK/TCLK= XTAL operation limited to a maximum of 4 MHz 250 ns cycle time, when Low EMI Oscillator is selected and system clock (SCLK = XTAL, SMR Reg. Bit D1 =1).

### ■ Note for emulation only:

Do not set the emulator to emulate Port 1 in low EMI mode. Port 1 must always be configured in Standard Mode.

# **FUNCTIONAL DESCRIPTION** (Continued)

**Data Memory** ( $\overline{\text{DM}}$ ). In EPROM Mode, the Z86E40 can address up to 60 KB of external data memory beginning at location 4096. In ROMless mode, the Z86E40 can address up to 64 KB of data memory. External data memory may be included with, or separated from, the external program memory space.  $\overline{\text{DM}}$ , an optional I/O function that can be

programmed to appear on pin P34, is used to distinguish between data and program memory space (Figure 23). The state of the  $\overline{DM}$  signal is controlled by the type of instruction being executed. An LDC opcode references PROGRAM ( $\overline{DM}$  inactive) memory, and an LDE instruction references data ( $\overline{DM}$  active Low) memory.




Figure 23. Data Memory Map




Figure 27. Counter/Timer Block Diagram

When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority Register (IPR). An interrupt machine cycle is activated when an interrupt request is granted. Thus, disabling all subsequent interrupts, saves the Program Counter and Status Flags, and then branches to the program memory vector location reserved for that interrupt. All interrupts are vectored through locations in the program memory. This memory location and the next byte contain the 16-bit starting address of the interrupt service routine for that particular interrupt request.

To accommodate polled interrupt systems, interrupt inputs are masked and the interrupt request register is polled to determine which of the interrupt requests need service.

An interrupt resulting from AN1 is mapped into IRQ2, and an interrupt from AN2 is mapped into IRQ0. Interrupts IRQ2 and IRQ0 may be rising, falling or both edge triggered, and are programmable by the user. The software may poll to identify the state of the pin.

Programming bits for the Interrupt Edge Select are located in bits D7 and D6 of the IRQ Register (R250). The configuration is shown in Table 11.

Table 11. IRQ Register Configuration

IRQ		Interrupt Edge		
D7	D6	P31	P32	
0	0	F	F	
0	1	F	R	
1	0	R	F	
1	1	R/F	R/F	

#### Notes:

F = Falling Edge R = Rising Edge

**Clock.** The on-chip oscillator has a high-gain, parallel-resonant amplifier for connection to a crystal, RC, ceramic resonator, or any suitable external clock source (XTAL1 = Input, XTAL2 = Output). The crystal should be AT cut, 10 KHz to 16 MHz max, with a series resistance (RS) less than or equal to 100 Ohms.

The crystal should be connected across XTAL1 and XTAL2 using the vendor's recommended capacitor values from each pin directly to device pin Ground. The RC oscillator option can be selected in the programming mode. The RC oscillator configuration must be an external resistor connected from XTAL1 to XTAL2, with a frequency-setting capacitor from XTAL1 to Ground (Figure 29).




Figure 29. Oscillator Configuration

**SCLK/TCLK Divide-by-16 Select** (D0). This bit of the SMR controls a divide-by-16 prescaler of SCLK/TCLK. The purpose of this control is to selectively reduce device power consumption during normal processor execution (SCLK control) and/or HALT mode (where TCLK sources counter/timers and interrupt logic).

**External Clock Divide-by-Two** (D1). This bit can eliminate the oscillator divide-by-two circuitry. When this bit is 0, the System Clock (SCLK) and Timer Clock (TCLK) are equal to the external clock frequency divided by two. The SCLK/TCLK is equal to the external clock frequency when this bit is set (D1=1). Using this bit together with D7 of

PCON further helps lower EMI (i.e., D7 (PCON) = 0, D1 (SMR) = 1). The default setting is zero.

**STOP-Mode Recovery Source** (D2, D3, and D4). These three bits of the SMR register specify the wake up source of the STOP-Mode Recovery (Figure 32). Table 12 shows the SMR source selected with the setting of D2 to D4. P33–P31 cannot be used to wake up from STOP mode when programmed as analog inputs. When the STOP-Mode Recovery sources are selected in this register then SMR2 register bits D0, D1 must be set to zero.

**Note:** If the Port2 pin is configured as an output, this output level will be read by the SMR circuitry.




Figure 32. Stop-Mode Recovery Source

## **FUNCTIONAL DESCRIPTION** (Continued)

### **EPROM MODE**

Table 14 shows the programming voltages of each programming mode. Table 15, and figures that follow show the programming timing of each programming mode. Figure 38 shows the circuit diagram of a Z86E40 programming adapter, which adapts from 2764A to Z86E40 and Figure 39 shows the Z86E30/E31 Programming Adapter Circuitry. Figure 40 shows the flowchart of an Intelligent Programming Algorithm, which is compatible with 2764A EPROM (Z86E40 is 4K EPROM, 2764A is 8K EPROM). Since the EPROM size of Z86E30/E31/E40 differs from 2764A, the programming address range has to be set from 0000H to 0FFFH for the Z86E30/E40 and 0000H to 07FFH for Z86E31. Otherwise, the upper portion of EPROM data will overwrite the lower portion of EPROM data. Figure 39 shows the adaptation from the 2764A to Z86E30/E31.

**Note:** EPROM Protect feature allows the LDC, LDCI, LDE, and LDEI instructions from internal program memory. A ROM lookup table can be used with this feature.

During programming, the  $V_{PP}$  input pin supplies the programming voltage and current to the EPROM. This pin is also used to latch which EPROM mode is to be used (R/W EPROM or R/W Option bits). The mode is set by placing the correct mode number on the least significant bits of the address and raising the EPM pin above V. After a setup time, the  $V_{PP}$  pin can then be raised or lowered. The latched EPROM mode will remain until the EPM pin is reduced below  $V_{H}$ .

Mode Name	Mode #	LSB Addr
EPROM R/W	0	0000
Option Bit R/W	3	0011

EPROM R/W mode allows the programming of the user mode program ROM.

Option Bit R/W allows the programming of the Z8 option bits. When the device is latched into Option Bit R/W mode, the address must then be changed to 63 decimals (000000111111 Binary). The Options are mapped into this address as follows:

Bit	Option
7	Unused
6	Unused
5	32 KHz XTAL Option
4	Permanent WDT
3	Auto Latch Disable
2	RC Oscillator Option
1	RAM Protect
0	ROM Protect

Table 14 gives the proper conditions for EPROM R/W operations, once the mode is latched.

**Table 14. EPROM Programming Table** 

Programming								
Modes	$V_{PP}$	EPM	CE	OE	PGM	ADDR	DATA	v <sub>cc*</sub>
EPROM READ1	Х	V <sub>H</sub>	V <sub>IL</sub>	$V_{IL}$	$V_{IH}$	ADDR	Out	4.5V†
EPROM READ2	Χ	V <sub>H</sub>	V <sub>IL</sub>	$V_{IL}$	$V_{IH}$	ADDR	Out	5.5V†
PROGRAM	$V_{H}$	$V_{H}$	$V_{IL}$	$V_{IH}$	$V_{IL}$	ADDR	In	6.4V
PROGRAM VERIFY	V <sub>H</sub>	V <sub>H</sub>	$V_{IL}$	$V_{IL}$	V <sub>IH</sub>	ADDR	Out	6.0V
OPTION BIT PGM	V <sub>H</sub>	V <sub>H</sub>	V <sub>IL</sub>	V <sub>IH</sub>	$V_{IL}$	63	IN	6.4V
OPTION BIT READ	Χ	$V_{H}$	$V_{IL}$	$V_{IL}$	$V_{IH}$	63	OUT	6.0V

#### Notes:

 $V_H = 13.0 \ V \pm 0.1 \ V$ 

V<sub>IH</sub> = As per specific Z8 DC specification

VIL= As per specific Z8 DC specification

X=Not used, but must be set to  $V_H$ ,  $V_{IH}$ , or  $V_{IL}$  level.

NU = Not used, but must be set to either  $V_{IH}$  or  $V_{IL}$  level.

I<sub>PP</sub> during programming = 40 mA maximum.

I<sub>CC</sub> during programming, verify, or read = 40 mA maximum.

**Table 15. EPROM Programming Timing** 

<b>Parameters</b>	Name	Min	Max	Units
1	Address Setup Time	2		μs
2	Data Setup Time	2		μs
3	V <sub>PP</sub> Setup	2		μs
4	V <sub>CC</sub> Setup Time	2		μs
5	Chip Enable Setup Time	2		μs
6	Program Pulse Width	0.95	1.05	ms
7	Data Hold Time	2		μs
8	OE Setup Time	2		μs
9	Data Access Time	200		ns
10	Data Output Float Time		100	ns
11	Overprogram Pulse Width/Option Program Pulse Width	2.85		ms
12	EPM Setup Time	2		μs
13	PGM Setup Time	2		μs
14	Address to OE Setup Time	2		μs
15	OE Width	250		ns
16	Address to OE Low	125		ns

 $<sup>^*</sup>V_{CC}$  has a tolerance of  $\pm 0.25V$ .

<sup>†</sup> Zilog recommends an EPROM read at  $V_{CC}$  = 4.5 V and 5.5 V to ensure proper device operations during the  $V_{CC}$  after programming, but  $V_{CC}$  = 5.0 V is acceptable.

# **FUNCTIONAL DESCRIPTION** (Continued)




Figure 36. EPROM Read Mode Timing Diagram

## **Z86E40 TIMING DIAGRAMS** (Continued)




Figure 38. Z86E40 Z8 OTP Programming Adapter For use with Standard EPROM Programmers




Figure 40. Z86E40 Programming Algorithm




Figure 66. 28-Pin PLCC Package Diagram

## **ORDERING INFORMATION**

# Z86E40 (16 MHz)

40-Pin DIP	44-Pin PLCC	44-Pin LQFP
Z86E4016PSC	Z86E4016VSC	Z86E4016FSC
Z86E4016PEC	Z86E4016VEC	Z86E4016FEC

# Z86E30 (16 MHz)

28-Pin DIP	28-Pin SOIC	28-Pin PLCC
Z86E3016PSC	Z86E3016SSC	Z86E3016VSC
Z96E3016PEC	Z86E3016SEC	Z86E3016VEC

# Z86E31 (16 MHz)

28-Pin DIP	28-Pin SOIC	28-Pin PLCC
Z86E3116PSC	Z86E3116SSC	Z86E3116VSC
Z86E3116PEC	Z86E3116SEC	Z86E3116VEC

For fast results, contact your local Zilog sales office for assistance in ordering the part desired.

Package	Temperature
---------	-------------

P = Plastic DIP  $S = 0 \, ^{\circ}\text{C to } +70 \, ^{\circ}\text{C}$   $E = -40 \, ^{\circ}\text{C to } +105 \, ^{\circ}\text{C}$ 

F = Plastic Quad Flat Pack

F = Plastic Quad Flat Pack

16 = 16 MHz


S = SOIC (Small Outline Integrated Circuit) Environmental

C= Plastic Standard

E = Hermetic Standard

# **Example:**

V = Plastic Leaded Chip Carrier



# **Customer Support**

For answers to technical questions about the product, documentation, or any other issues with Zilog's offerings, please visit Zilog's Knowledge Base at <a href="http://www.zilog.com/kb">http://www.zilog.com/kb</a>.

For any comments, detail technical questions, or reporting problems, please visit Zilog's Technical Support at <a href="http://support.zilog.com">http://support.zilog.com</a>.